openwrt/target/linux/ath79/dts/ar9342_zyxel_nwa11xx.dtsi
Rafał Miłecki daaa0c1b25 ath79: replace "mac-address-ascii" with "mac-base"
With upstream accepted "mac-base" binding there is no need for a
downstream "mac-address-ascii" workaround anymore.

Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
2023-07-28 10:28:05 +02:00

175 lines
2.9 KiB
Plaintext

// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
#include "ar9344.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/mtd/partitions/uimage.h>
/ {
keys {
compatible = "gpio-keys";
reset {
label = "reset";
linux,code = <KEY_RESTART>;
gpios = <&gpio 4 GPIO_ACTIVE_LOW>;
};
};
virtual_flash {
compatible = "mtd-concat";
devices = <&fwconcat0 &fwconcat1>;
partitions {
compatible = "fixed-partitions";
#address-cells = <1>;
#size-cells = <1>;
partition@0 {
compatible = "openwrt,uimage", "denx,uimage";
openwrt,ih-magic = <IH_MAGIC_OKLI>;
label = "firmware";
reg = <0x0 0x0>;
};
};
};
};
&ref {
clock-frequency = <40000000>;
};
&spi {
status = "okay";
flash@0 {
compatible = "jedec,spi-nor";
reg = <0>;
spi-max-frequency = <50000000>;
partitions {
compatible = "fixed-partitions";
#address-cells = <1>;
#size-cells = <1>;
partition@0 {
label = "u-boot";
reg = <0x000000 0x040000>;
read-only;
};
partition@40000 {
label = "u-boot-env";
reg = <0x040000 0x010000>;
};
fwconcat0: partition@50000 {
label = "fwconcat0";
reg = <0x050000 0x800000>;
};
partition@850000 {
label = "loader";
reg = <0x850000 0x010000>;
read-only;
};
fwconcat1: partition@860000 {
label = "fwconcat1";
reg = <0x860000 0x740000>;
};
partition@fa0000 {
label = "config";
reg = <0xfa0000 0x040000>;
read-only;
};
partition@fe0000 {
label = "mib0";
reg = <0xfe0000 0x010000>;
read-only;
compatible = "nvmem-cells";
nvmem-layout {
compatible = "fixed-layout";
#address-cells = <1>;
#size-cells = <1>;
macaddr_mib0_4b: macaddr@4b {
compatible = "mac-base";
reg = <0x4b 0x11>;
#nvmem-cell-cells = <1>;
};
macaddr_mib0_66: macaddr@66 {
compatible = "mac-base";
reg = <0x66 0x11>;
#nvmem-cell-cells = <1>;
};
};
};
art: partition@ff0000 {
label = "art";
reg = <0xff0000 0x010000>;
read-only;
compatible = "nvmem-cells";
#address-cells = <1>;
#size-cells = <1>;
calibration_ath9k: calibration@1000 {
reg = <0x1000 0x440>;
};
macaddr_art_1002: macaddr@1002 {
reg = <0x1002 0x6>;
};
};
};
};
};
&mdio0 {
status = "okay";
phy0: ethernet-phy@0 {
reg = <0>;
phy-mode = "rgmii";
};
};
&eth0 {
status = "okay";
pll-data = <0x06000000 0x00000101 0x00001313>;
nvmem-cells = <&macaddr_art_1002>;
nvmem-cell-names = "mac-address";
phy-mode = "rgmii-id";
phy-handle = <&phy0>;
gmac-config {
device = <&gmac>;
rxdv-delay = <3>;
rxd-delay = <3>;
txen-delay = <3>;
txd-delay = <3>;
rgmii-gmac0 = <1>;
};
};
&wmac {
status = "okay";
ieee80211-freq-limit = <2402000 2482000>;
nvmem-cells = <&macaddr_mib0_4b 0>, <&calibration_ath9k>;
nvmem-cell-names = "mac-address", "calibration";
};