mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 14:37:57 +00:00
1ee75dd290
Users of older OpenWrt versions need sysupgrade using the *emmc.img.gz file once which will upgrade U-Boot and switch to the new image layout. Users of the vendor firmware need to first flash the legacy image to then sunsequently carry out a full-flash upgrade. Alternatively the board can also be flashed using MediaTek's proprietary SP Flash Tool. Configuration as well as persistent MAC address will be lost once at this point and you will have to redo (or restore) all configuration manually. To restore the previous persistent MAC address users may set it manually using fw_setenv ethaddr 00:11:22:33:44:55 For future upgrades once running OpenWrt past this commit, the usual *sysupgrade.itb file can be used. Signed-off-by: Daniel Golle <daniel@makrotopia.org>
357 lines
6.2 KiB
Plaintext
357 lines
6.2 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
|
|
/*
|
|
* Copyright 2018 Kristian Evensen <kristian.evensen@gmail.com>
|
|
*/
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
#include "mt7623.dtsi"
|
|
#include "mt6323.dtsi"
|
|
|
|
/ {
|
|
compatible = "unielec,u7623-02", "mediatek,mt7623";
|
|
|
|
aliases {
|
|
serial0 = &uart2;
|
|
ethernet0 = &gmac0;
|
|
mmc0 = &mmc0;
|
|
led-boot = &led3_green;
|
|
led-failsafe = &led3_green;
|
|
led-running = &led3_green;
|
|
led-upgrade = &led3_green;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
cpus {
|
|
cpu@0 {
|
|
proc-supply = <&mt6323_vproc_reg>;
|
|
};
|
|
|
|
cpu@1 {
|
|
proc-supply = <&mt6323_vproc_reg>;
|
|
};
|
|
|
|
cpu@2 {
|
|
proc-supply = <&mt6323_vproc_reg>;
|
|
};
|
|
|
|
cpu@3 {
|
|
proc-supply = <&mt6323_vproc_reg>;
|
|
};
|
|
};
|
|
|
|
reg_1p8v: regulator-1p8v {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "fixed-1.8V";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
reg_3p3v: regulator-3p3v {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "fixed-3.3V";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
reg_5v: regulator-5v {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "fixed-5V";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
gpio-keys {
|
|
compatible = "gpio-keys";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&key_pins_a>;
|
|
|
|
factory {
|
|
label = "factory";
|
|
linux,code = <KEY_RESTART>;
|
|
gpios = <&pio 256 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&led_pins_unielec>;
|
|
|
|
led3_green: led3 {
|
|
label = "u7623-01:green:led3";
|
|
gpios = <&pio 14 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
led4 {
|
|
label = "u7623-01:green:led4";
|
|
gpios = <&pio 15 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&crypto {
|
|
status = "okay";
|
|
};
|
|
|
|
ð {
|
|
status = "okay";
|
|
|
|
gmac0: mac@0 {
|
|
compatible = "mediatek,eth-mac";
|
|
reg = <0>;
|
|
phy-mode = "trgmii";
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
pause;
|
|
};
|
|
};
|
|
|
|
mdio: mdio-bus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
mt7530: switch@0 {
|
|
compatible = "mediatek,mt7530";
|
|
};
|
|
};
|
|
};
|
|
|
|
&mt7530 {
|
|
compatible = "mediatek,mt7530";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0>;
|
|
pinctrl-names = "default";
|
|
mediatek,mcm;
|
|
resets = <ðsys 2>;
|
|
reset-names = "mcm";
|
|
core-supply = <&mt6323_vpa_reg>;
|
|
io-supply = <&mt6323_vemc3v3_reg>;
|
|
|
|
dsa,mii-bus = <&mdio>;
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
label = "lan0";
|
|
cpu = <&cpu_port0>;
|
|
};
|
|
|
|
port@1 {
|
|
reg = <1>;
|
|
label = "lan1";
|
|
cpu = <&cpu_port0>;
|
|
};
|
|
|
|
port@2 {
|
|
reg = <2>;
|
|
label = "lan2";
|
|
cpu = <&cpu_port0>;
|
|
};
|
|
|
|
port@3 {
|
|
reg = <3>;
|
|
label = "lan3";
|
|
cpu = <&cpu_port0>;
|
|
};
|
|
|
|
port@4 {
|
|
reg = <4>;
|
|
label = "wan";
|
|
cpu = <&cpu_port0>;
|
|
};
|
|
|
|
cpu_port0: port@6 {
|
|
reg = <6>;
|
|
label = "cpu";
|
|
ethernet = <&gmac0>;
|
|
phy-mode = "trgmii";
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&mmc0 {
|
|
pinctrl-names = "default", "state_uhs";
|
|
pinctrl-0 = <&mmc0_pins_default>;
|
|
pinctrl-1 = <&mmc0_pins_uhs>;
|
|
status = "okay";
|
|
bus-width = <8>;
|
|
max-frequency = <50000000>;
|
|
cap-mmc-highspeed;
|
|
vmmc-supply = <®_3p3v>;
|
|
vqmmc-supply = <®_1p8v>;
|
|
non-removable;
|
|
};
|
|
|
|
&pio {
|
|
key_pins_a: keys-alt {
|
|
pins-keys {
|
|
pinmux = <MT7623_PIN_256_GPIO256_FUNC_GPIO256>,
|
|
<MT7623_PIN_257_GPIO257_FUNC_GPIO257>;
|
|
input-enable;
|
|
};
|
|
};
|
|
|
|
led_pins_unielec: leds-unielec {
|
|
pins-leds {
|
|
pinmux = <MT7623_PIN_14_GPIO14_FUNC_GPIO14>,
|
|
<MT7623_PIN_15_GPIO15_FUNC_GPIO15>;
|
|
};
|
|
};
|
|
|
|
mmc0_pins_default: mmc0default {
|
|
pins_cmd_dat {
|
|
pinmux = <MT7623_PIN_111_MSDC0_DAT7_FUNC_MSDC0_DAT7>,
|
|
<MT7623_PIN_112_MSDC0_DAT6_FUNC_MSDC0_DAT6>,
|
|
<MT7623_PIN_113_MSDC0_DAT5_FUNC_MSDC0_DAT5>,
|
|
<MT7623_PIN_114_MSDC0_DAT4_FUNC_MSDC0_DAT4>,
|
|
<MT7623_PIN_118_MSDC0_DAT3_FUNC_MSDC0_DAT3>,
|
|
<MT7623_PIN_119_MSDC0_DAT2_FUNC_MSDC0_DAT2>,
|
|
<MT7623_PIN_120_MSDC0_DAT1_FUNC_MSDC0_DAT1>,
|
|
<MT7623_PIN_121_MSDC0_DAT0_FUNC_MSDC0_DAT0>,
|
|
<MT7623_PIN_116_MSDC0_CMD_FUNC_MSDC0_CMD>;
|
|
input-enable;
|
|
bias-pull-up;
|
|
};
|
|
|
|
pins_clk {
|
|
pinmux = <MT7623_PIN_117_MSDC0_CLK_FUNC_MSDC0_CLK>;
|
|
bias-pull-down;
|
|
};
|
|
|
|
pins_rst {
|
|
pinmux = <MT7623_PIN_115_MSDC0_RSTB_FUNC_MSDC0_RSTB>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
mmc0_pins_uhs: mmc0 {
|
|
pins_cmd_dat {
|
|
pinmux = <MT7623_PIN_111_MSDC0_DAT7_FUNC_MSDC0_DAT7>,
|
|
<MT7623_PIN_112_MSDC0_DAT6_FUNC_MSDC0_DAT6>,
|
|
<MT7623_PIN_113_MSDC0_DAT5_FUNC_MSDC0_DAT5>,
|
|
<MT7623_PIN_114_MSDC0_DAT4_FUNC_MSDC0_DAT4>,
|
|
<MT7623_PIN_118_MSDC0_DAT3_FUNC_MSDC0_DAT3>,
|
|
<MT7623_PIN_119_MSDC0_DAT2_FUNC_MSDC0_DAT2>,
|
|
<MT7623_PIN_120_MSDC0_DAT1_FUNC_MSDC0_DAT1>,
|
|
<MT7623_PIN_121_MSDC0_DAT0_FUNC_MSDC0_DAT0>,
|
|
<MT7623_PIN_116_MSDC0_CMD_FUNC_MSDC0_CMD>;
|
|
input-enable;
|
|
drive-strength = <MTK_DRIVE_2mA>;
|
|
bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
|
|
};
|
|
|
|
pins_clk {
|
|
pinmux = <MT7623_PIN_117_MSDC0_CLK_FUNC_MSDC0_CLK>;
|
|
drive-strength = <MTK_DRIVE_2mA>;
|
|
bias-pull-down = <MTK_PUPD_SET_R1R0_01>;
|
|
};
|
|
|
|
pins_rst {
|
|
pinmux = <MT7623_PIN_115_MSDC0_RSTB_FUNC_MSDC0_RSTB>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
pcie_default: pcie_pin_default {
|
|
pins_cmd_dat {
|
|
pinmux = <MT7623_PIN_208_AUD_EXT_CK1_FUNC_PCIE0_PERST_N>,
|
|
<MT7623_PIN_209_AUD_EXT_CK2_FUNC_PCIE1_PERST_N>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
|
|
&pwm {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pwm_pins_a>;
|
|
status = "okay";
|
|
};
|
|
|
|
&pwrap {
|
|
mt6323 {
|
|
mt6323led: led {
|
|
compatible = "mediatek,mt6323-led";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
led@0 {
|
|
reg = <0>;
|
|
label = "led0";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&mt6323keys {
|
|
mediatek,long-press-mode = <0>;
|
|
};
|
|
|
|
&uart2 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&uart2_pins_b>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usb1 {
|
|
vusb33-supply = <®_3p3v>;
|
|
vbus-supply = <®_3p3v>;
|
|
status = "okay";
|
|
};
|
|
|
|
&u3phy1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&u3phy2 {
|
|
status = "okay";
|
|
mediatek,phy-switch = <&hifsys>;
|
|
};
|
|
|
|
&pcie {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pcie_default>;
|
|
status = "okay";
|
|
|
|
pcie@0,0 {
|
|
status = "okay";
|
|
};
|
|
|
|
pcie@1,0 {
|
|
status = "okay";
|
|
};
|
|
|
|
pcie@2,0 {
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
&pcie0_phy {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie1_phy {
|
|
status = "okay";
|
|
};
|
|
|