mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-29 10:08:59 +00:00
51 lines
1.7 KiB
Diff
51 lines
1.7 KiB
Diff
From 8817bcbbaf64d54bd4d06659cc77d1bfc9e53dad Mon Sep 17 00:00:00 2001
|
|
From: Gabor Juhos <juhosg@openwrt.org>
|
|
Date: Fri, 15 Feb 2013 13:38:19 +0000
|
|
Subject: [PATCH] MIPS: ath79: add GPIO setup code for the QCA955X SoCs
|
|
|
|
commit f818ca3e6894d4a630a1ecc673c91df8fb6f6898 upstream.
|
|
|
|
The existing code can handle the GPIO controller of
|
|
the QCA955x SoCs. Add a minimal glue code to make it
|
|
working.
|
|
|
|
Cc: Rodriguez, Luis <rodrigue@qca.qualcomm.com>
|
|
Cc: Giori, Kathy <kgiori@qca.qualcomm.com>
|
|
Cc: QCA Linux Team <qca-linux-team@qca.qualcomm.com>
|
|
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
|
|
Patchwork: http://patchwork.linux-mips.org/patch/4947/
|
|
Signed-off-by: John Crispin <blogic@openwrt.org>
|
|
---
|
|
arch/mips/ath79/gpio.c | 4 +++-
|
|
arch/mips/include/asm/mach-ath79/ar71xx_regs.h | 1 +
|
|
2 files changed, 4 insertions(+), 1 deletion(-)
|
|
|
|
--- a/arch/mips/ath79/gpio.c
|
|
+++ b/arch/mips/ath79/gpio.c
|
|
@@ -194,12 +194,14 @@ void __init ath79_gpio_init(void)
|
|
ath79_gpio_count = AR933X_GPIO_COUNT;
|
|
else if (soc_is_ar934x())
|
|
ath79_gpio_count = AR934X_GPIO_COUNT;
|
|
+ else if (soc_is_qca955x())
|
|
+ ath79_gpio_count = QCA955X_GPIO_COUNT;
|
|
else
|
|
BUG();
|
|
|
|
ath79_gpio_base = ioremap_nocache(AR71XX_GPIO_BASE, AR71XX_GPIO_SIZE);
|
|
ath79_gpio_chip.ngpio = ath79_gpio_count;
|
|
- if (soc_is_ar934x()) {
|
|
+ if (soc_is_ar934x() || soc_is_qca955x()) {
|
|
ath79_gpio_chip.direction_input = ar934x_gpio_direction_input;
|
|
ath79_gpio_chip.direction_output = ar934x_gpio_direction_output;
|
|
}
|
|
--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
|
|
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
|
|
@@ -510,6 +510,7 @@
|
|
#define AR913X_GPIO_COUNT 22
|
|
#define AR933X_GPIO_COUNT 30
|
|
#define AR934X_GPIO_COUNT 23
|
|
+#define QCA955X_GPIO_COUNT 24
|
|
|
|
/*
|
|
* SRIF block
|