mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 09:39:00 +00:00
99545b4bb1
This target adds support for the Allwinner D1 RISC-V based SoCs.
- RISC-V single-core T-Head C906 (RV64GCV)
- Tensilica HiFi4 DSP
- DDR2/DDR3 support
- 10/100/1000M ethernet
- usual peripherals like USB2, SPI, I2C, PWM, etc.
Four boards are supported:
- Dongshan Nezha STU
- 512Mb RAM
- ethernet
- LicheePi RV Dock
- 512Mb RAM
- wireless-only (RTL8723DS)
- MangoPi MQ-Pro
- 512Mb RAM
- there are pads available for an SPI flash
- wireless-only (RTL8723DS)
- Nezha D1
- 512Mb/1Gb/2Gb RAM
- 256Mb NAND flash
- ethernet, wireless
Installation:
Standard SD-card installation via dd-ing the generated image to
an SD-card of at least 256Mb.
Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
35 lines
1.2 KiB
Diff
35 lines
1.2 KiB
Diff
From c2b3f2c723e1b558afe5661bb91669e3b68154f7 Mon Sep 17 00:00:00 2001
|
|
From: Samuel Holland <samuel@sholland.org>
|
|
Date: Sun, 13 Jun 2021 23:52:47 -0500
|
|
Subject: [PATCH 073/117] ASoC: sun4i-spdif: Add support for separate resets
|
|
|
|
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
|
---
|
|
sound/soc/sunxi/sun4i-spdif.c | 5 +++--
|
|
1 file changed, 3 insertions(+), 2 deletions(-)
|
|
|
|
--- a/sound/soc/sunxi/sun4i-spdif.c
|
|
+++ b/sound/soc/sunxi/sun4i-spdif.c
|
|
@@ -28,10 +28,11 @@
|
|
#include <sound/soc.h>
|
|
|
|
#define SUN4I_SPDIF_CTL (0x00)
|
|
+ #define SUN4I_SPDIF_CTL_RST_RX BIT(12)
|
|
#define SUN4I_SPDIF_CTL_MCLKDIV(v) ((v) << 4) /* v even */
|
|
#define SUN4I_SPDIF_CTL_MCLKOUTEN BIT(2)
|
|
#define SUN4I_SPDIF_CTL_GEN BIT(1)
|
|
- #define SUN4I_SPDIF_CTL_RESET BIT(0)
|
|
+ #define SUN4I_SPDIF_CTL_RST_TX BIT(0)
|
|
|
|
#define SUN4I_SPDIF_TXCFG (0x04)
|
|
#define SUN4I_SPDIF_TXCFG_SINGLEMOD BIT(31)
|
|
@@ -196,7 +197,7 @@ static void sun4i_spdif_configure(struct
|
|
const struct sun4i_spdif_quirks *quirks = host->quirks;
|
|
|
|
/* soft reset SPDIF */
|
|
- regmap_write(host->regmap, SUN4I_SPDIF_CTL, SUN4I_SPDIF_CTL_RESET);
|
|
+ regmap_write(host->regmap, SUN4I_SPDIF_CTL, SUN4I_SPDIF_CTL_RST_TX);
|
|
|
|
/* flush TX FIFO */
|
|
regmap_update_bits(host->regmap, SUN4I_SPDIF_FCTL,
|