mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 09:39:00 +00:00
99545b4bb1
This target adds support for the Allwinner D1 RISC-V based SoCs.
- RISC-V single-core T-Head C906 (RV64GCV)
- Tensilica HiFi4 DSP
- DDR2/DDR3 support
- 10/100/1000M ethernet
- usual peripherals like USB2, SPI, I2C, PWM, etc.
Four boards are supported:
- Dongshan Nezha STU
- 512Mb RAM
- ethernet
- LicheePi RV Dock
- 512Mb RAM
- wireless-only (RTL8723DS)
- MangoPi MQ-Pro
- 512Mb RAM
- there are pads available for an SPI flash
- wireless-only (RTL8723DS)
- Nezha D1
- 512Mb/1Gb/2Gb RAM
- 256Mb NAND flash
- ethernet, wireless
Installation:
Standard SD-card installation via dd-ing the generated image to
an SD-card of at least 256Mb.
Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
44 lines
1.2 KiB
Diff
44 lines
1.2 KiB
Diff
From 4c37ac95ee354857c8c662b6b7b4bc50eea23206 Mon Sep 17 00:00:00 2001
|
|
From: Samuel Holland <samuel@sholland.org>
|
|
Date: Sun, 14 Aug 2022 11:20:37 -0500
|
|
Subject: [PATCH 053/117] riscv: dts: allwinner: d1: Add IOMMU node
|
|
|
|
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
|
---
|
|
arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi | 10 ++++++++++
|
|
1 file changed, 10 insertions(+)
|
|
|
|
--- a/arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi
|
|
+++ b/arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi
|
|
@@ -188,6 +188,14 @@
|
|
status = "disabled";
|
|
};
|
|
|
|
+ iommu: iommu@2010000 {
|
|
+ compatible = "allwinner,sun20i-d1-iommu";
|
|
+ reg = <0x2010000 0x10000>;
|
|
+ interrupts = <80 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&ccu CLK_BUS_IOMMU>;
|
|
+ #iommu-cells = <1>;
|
|
+ };
|
|
+
|
|
codec: audio-codec@2030000 {
|
|
compatible = "simple-mfd", "syscon";
|
|
reg = <0x2030000 0x1000>;
|
|
@@ -681,6 +689,7 @@
|
|
<&display_clocks CLK_MIXER0>;
|
|
clock-names = "bus", "mod";
|
|
resets = <&display_clocks RST_MIXER0>;
|
|
+ iommus = <&iommu 2>;
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
@@ -703,6 +712,7 @@
|
|
<&display_clocks CLK_MIXER1>;
|
|
clock-names = "bus", "mod";
|
|
resets = <&display_clocks RST_MIXER1>;
|
|
+ iommus = <&iommu 2>;
|
|
|
|
ports {
|
|
#address-cells = <1>;
|