mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-26 17:01:14 +00:00
bbdc13b15b
Removed upstreamed:
ath79/patches-5.4/921-serial-core-add-support-for-boot-console-with-arbitr.patch[1]
Manually rebased:
layerscape/patches-5.4/804-crypto-0016-MLKU-114-1-crypto-caam-reduce-page-0-regs-access-to-.patch
octeontx/patches-5.4/0004-PCI-add-quirk-for-Gateworks-PLX-PEX860x-switch-with-.patch
All other patches automatically rebased.
1. Private email exchange with patch author, Hauke Mehrtens
Signed-off-by: John Audia <graysky@archlinux.us>
38 lines
1.3 KiB
Diff
38 lines
1.3 KiB
Diff
From 31ca877744d95713e4925de542e1c686ab08a542 Mon Sep 17 00:00:00 2001
|
|
From: "Jason A. Donenfeld" <Jason@zx2c4.com>
|
|
Date: Sat, 27 Feb 2021 13:20:24 +0100
|
|
Subject: [PATCH] MIPS: select CPU_MIPS64 for remaining MIPS64 CPUs
|
|
|
|
The CPU_MIPS64 and CPU_MIPS32 variables are supposed to be able to
|
|
distinguish broadly between 64-bit and 32-bit MIPS CPUs. However, they
|
|
weren't selected by the specialty CPUs, Octeon and Loongson, which meant
|
|
it was possible to hit a weird state of:
|
|
|
|
MIPS=y, CONFIG_64BIT=y, CPU_MIPS64=n
|
|
|
|
This commit rectifies the issue by having CPU_MIPS64 be selected when
|
|
the missing Octeon or Loongson models are selected.
|
|
|
|
Cc: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
|
|
Cc: Ralf Baechle <ralf@linux-mips.org>
|
|
Cc: George Cherian <gcherian@marvell.com>
|
|
Cc: Huacai Chen <chenhuacai@kernel.org>
|
|
Cc: Jiaxun Yang <jiaxun.yang@flygoat.com>
|
|
Signed-off-by: Jason A. Donenfeld <Jason@zx2c4.com>
|
|
---
|
|
arch/mips/Kconfig | 3 ++-
|
|
1 file changed, 2 insertions(+), 1 deletion(-)
|
|
|
|
--- a/arch/mips/Kconfig
|
|
+++ b/arch/mips/Kconfig
|
|
@@ -2040,7 +2040,8 @@ config CPU_MIPS32
|
|
|
|
config CPU_MIPS64
|
|
bool
|
|
- default y if CPU_MIPS64_R1 || CPU_MIPS64_R2 || CPU_MIPS64_R6
|
|
+ default y if CPU_MIPS64_R1 || CPU_MIPS64_R2 || CPU_MIPS64_R6 || \
|
|
+ CPU_LOONGSON64 || CPU_CAVIUM_OCTEON
|
|
|
|
#
|
|
# These indicate the revision of the architecture
|