mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-19 13:48:06 +00:00
c95ed79787
Fix cacheinfo: Unable to detect cache hierarchy for CPU 0. Signed-off-by: Milinda Brantini <C_A_T_T_E_R_Y@outlook.com>
57 lines
2.0 KiB
Diff
57 lines
2.0 KiB
Diff
From patchwork Sat Nov 12 14:10:59 2022
|
|
Content-Type: text/plain; charset="utf-8"
|
|
MIME-Version: 1.0
|
|
Content-Transfer-Encoding: 7bit
|
|
X-Patchwork-Submitter: Aurelien Jarno <aurelien@aurel32.net>
|
|
X-Patchwork-Id: 13041221
|
|
From: Aurelien Jarno <aurelien@aurel32.net>
|
|
To: Olivia Mackall <olivia@selenic.com>,
|
|
Herbert Xu <herbert@gondor.apana.org.au>,
|
|
Rob Herring <robh+dt@kernel.org>,
|
|
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
|
|
Heiko Stuebner <heiko@sntech.de>,
|
|
Philipp Zabel <p.zabel@pengutronix.de>,
|
|
Lin Jinhan <troy.lin@rock-chips.com>
|
|
Cc: linux-crypto@vger.kernel.org (open list:HARDWARE RANDOM NUMBER GENERATOR
|
|
CORE),
|
|
devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE
|
|
BINDINGS),
|
|
linux-arm-kernel@lists.infradead.org (moderated list:ARM/Rockchip SoC
|
|
support),
|
|
linux-rockchip@lists.infradead.org (open list:ARM/Rockchip SoC support),
|
|
linux-kernel@vger.kernel.org (open list),
|
|
Aurelien Jarno <aurelien@aurel32.net>
|
|
Subject: [PATCH v1 3/3] arm64: dts: rockchip: add DT entry for RNG to RK356x
|
|
Date: Sat, 12 Nov 2022 15:10:59 +0100
|
|
Message-Id: <20221112141059.3802506-4-aurelien@aurel32.net>
|
|
In-Reply-To: <20221112141059.3802506-1-aurelien@aurel32.net>
|
|
References: <20221112141059.3802506-1-aurelien@aurel32.net>
|
|
MIME-Version: 1.0
|
|
List-Id: <linux-arm-kernel.lists.infradead.org>
|
|
|
|
Enable the just added Rockchip RNG driver for RK356x SoCs.
|
|
|
|
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
|
|
---
|
|
arch/arm64/boot/dts/rockchip/rk356x.dtsi | 9 +++++++++
|
|
1 file changed, 9 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/rockchip/rk356x.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk356x.dtsi
|
|
@@ -1848,6 +1848,15 @@
|
|
};
|
|
};
|
|
|
|
+ rng: rng@fe388000 {
|
|
+ compatible = "rockchip,rk3568-rng";
|
|
+ reg = <0x0 0xfe388000 0x0 0x4000>;
|
|
+ clocks = <&cru CLK_TRNG_NS>, <&cru HCLK_TRNG_NS>;
|
|
+ clock-names = "trng_clk", "trng_hclk";
|
|
+ resets = <&cru SRST_TRNG_NS>;
|
|
+ reset-names = "reset";
|
|
+ };
|
|
+
|
|
pinctrl: pinctrl {
|
|
compatible = "rockchip,rk3568-pinctrl";
|
|
rockchip,grf = <&grf>;
|