mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 14:13:16 +00:00
793f8ab62c
Add kernel patches for version 6.1. Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com>
155 lines
5.1 KiB
Diff
155 lines
5.1 KiB
Diff
From 4db71468da38668b1b2b5ad3d8bf120f702b6387 Mon Sep 17 00:00:00 2001
|
|
From: Dom Cobley <popcornmix@gmail.com>
|
|
Date: Thu, 25 May 2023 17:04:20 +0100
|
|
Subject: [PATCH] bcm2835-dma: Fixes for dma_abort
|
|
|
|
There is a problem with the current abort scheme
|
|
when dma is blocked on a DREQ which prevents halting.
|
|
|
|
This is triggered by SPI driver which aborts dma
|
|
in this state and so leads to a halt timeout.
|
|
|
|
Discussion with Broadcom suggests the sequence:
|
|
|
|
CS.ACTIVE=0
|
|
while (CS.OUTSTANDING_TRANSACTIONS == 0)
|
|
wait()
|
|
DEBUG.RESET=1
|
|
|
|
should be safe on a dma40 channel.
|
|
|
|
Unfortunately the non-dma40 channels don't have
|
|
OUTSTANDING_TRANSACTIONS, so we need a more
|
|
complicated scheme.
|
|
|
|
We attempt to abort the channel, which will work
|
|
if there is no blocked DREQ.
|
|
|
|
It it times out, we can assume there is no AXI
|
|
transfer in progress and reset anyway.
|
|
|
|
The length of the timeout is observed at ~20us.
|
|
|
|
Signed-off-by: Dom Cobley <popcornmix@gmail.com>
|
|
---
|
|
drivers/dma/bcm2835-dma.c | 74 +++++++++++++++++++++------------------
|
|
1 file changed, 40 insertions(+), 34 deletions(-)
|
|
|
|
--- a/drivers/dma/bcm2835-dma.c
|
|
+++ b/drivers/dma/bcm2835-dma.c
|
|
@@ -245,6 +245,7 @@ struct bcm2835_desc {
|
|
#define BCM2711_DMA40_ERR BIT(10)
|
|
#define BCM2711_DMA40_QOS(x) (((x) & 0x1f) << 16)
|
|
#define BCM2711_DMA40_PANIC_QOS(x) (((x) & 0x1f) << 20)
|
|
+#define BCM2711_DMA40_TRANSACTIONS BIT(25)
|
|
#define BCM2711_DMA40_WAIT_FOR_WRITES BIT(28)
|
|
#define BCM2711_DMA40_DISDEBUG BIT(29)
|
|
#define BCM2711_DMA40_ABORT BIT(30)
|
|
@@ -663,30 +664,37 @@ static void bcm2835_dma_fill_cb_chain_wi
|
|
static void bcm2835_dma_abort(struct bcm2835_chan *c)
|
|
{
|
|
void __iomem *chan_base = c->chan_base;
|
|
- long int timeout = 10000;
|
|
-
|
|
- /*
|
|
- * A zero control block address means the channel is idle.
|
|
- * (The ACTIVE flag in the CS register is not a reliable indicator.)
|
|
- */
|
|
- if (!readl(chan_base + BCM2835_DMA_ADDR))
|
|
- return;
|
|
+ long timeout = 100;
|
|
|
|
if (c->is_40bit_channel) {
|
|
- /* Halt the current DMA */
|
|
- writel(readl(chan_base + BCM2711_DMA40_CS) | BCM2711_DMA40_HALT,
|
|
+ /*
|
|
+ * A zero control block address means the channel is idle.
|
|
+ * (The ACTIVE flag in the CS register is not a reliable indicator.)
|
|
+ */
|
|
+ if (!readl(chan_base + BCM2711_DMA40_CB))
|
|
+ return;
|
|
+
|
|
+ /* Pause the current DMA */
|
|
+ writel(readl(chan_base + BCM2711_DMA40_CS) & ~BCM2711_DMA40_ACTIVE,
|
|
chan_base + BCM2711_DMA40_CS);
|
|
|
|
- while ((readl(chan_base + BCM2711_DMA40_CS) & BCM2711_DMA40_HALT) && --timeout)
|
|
+ /* wait for outstanding transactions to complete */
|
|
+ while ((readl(chan_base + BCM2711_DMA40_CS) & BCM2711_DMA40_TRANSACTIONS) &&
|
|
+ --timeout)
|
|
cpu_relax();
|
|
|
|
- /* Peripheral might be stuck and fail to halt */
|
|
+ /* Peripheral might be stuck and fail to complete */
|
|
if (!timeout)
|
|
dev_err(c->vc.chan.device->dev,
|
|
- "failed to halt dma\n");
|
|
+ "failed to complete pause on dma %d (CS:%08x)\n", c->ch,
|
|
+ readl(chan_base + BCM2711_DMA40_CS));
|
|
|
|
+ /* Set CS back to default state */
|
|
writel(BCM2711_DMA40_PROT, chan_base + BCM2711_DMA40_CS);
|
|
- writel(0, chan_base + BCM2711_DMA40_CB);
|
|
+
|
|
+ /* Reset the DMA */
|
|
+ writel(readl(chan_base + BCM2711_DMA40_DEBUG) | BCM2711_DMA40_DEBUG_RESET,
|
|
+ chan_base + BCM2711_DMA40_DEBUG);
|
|
} else {
|
|
/*
|
|
* A zero control block address means the channel is idle.
|
|
@@ -695,36 +703,34 @@ static void bcm2835_dma_abort(struct bcm
|
|
if (!readl(chan_base + BCM2835_DMA_ADDR))
|
|
return;
|
|
|
|
- /* Write 0 to the active bit - Pause the DMA */
|
|
- writel(readl(chan_base + BCM2835_DMA_CS) & ~BCM2835_DMA_ACTIVE,
|
|
- chan_base + BCM2835_DMA_CS);
|
|
-
|
|
- /* wait for DMA to be paused */
|
|
- while ((readl(chan_base + BCM2835_DMA_CS) & BCM2835_DMA_WAITING_FOR_WRITES)
|
|
- && --timeout)
|
|
- cpu_relax();
|
|
-
|
|
- /* Peripheral might be stuck and fail to signal AXI write responses */
|
|
- if (!timeout)
|
|
- dev_err(c->vc.chan.device->dev,
|
|
- "failed to pause dma\n");
|
|
-
|
|
/* We need to clear the next DMA block pending */
|
|
writel(0, chan_base + BCM2835_DMA_NEXTCB);
|
|
|
|
/* Abort the DMA, which needs to be enabled to complete */
|
|
writel(readl(chan_base + BCM2835_DMA_CS) | BCM2835_DMA_ABORT | BCM2835_DMA_ACTIVE,
|
|
- chan_base + BCM2835_DMA_CS);
|
|
+ chan_base + BCM2835_DMA_CS);
|
|
|
|
- /* wait for DMA to have been aborted */
|
|
- timeout = 10000;
|
|
+ /* wait for DMA to be aborted */
|
|
while ((readl(chan_base + BCM2835_DMA_CS) & BCM2835_DMA_ABORT) && --timeout)
|
|
cpu_relax();
|
|
|
|
- /* Peripheral might be stuck and fail to signal AXI write responses */
|
|
- if (!timeout)
|
|
+ /* Write 0 to the active bit - Pause the DMA */
|
|
+ writel(readl(chan_base + BCM2835_DMA_CS) & ~BCM2835_DMA_ACTIVE,
|
|
+ chan_base + BCM2835_DMA_CS);
|
|
+
|
|
+ /*
|
|
+ * Peripheral might be stuck and fail to complete
|
|
+ * This is expected when dreqs are enabled but not asserted
|
|
+ * so only report error in non dreq case
|
|
+ */
|
|
+ if (!timeout && !(readl(chan_base + BCM2835_DMA_TI) &
|
|
+ (BCM2835_DMA_S_DREQ | BCM2835_DMA_D_DREQ)))
|
|
dev_err(c->vc.chan.device->dev,
|
|
- "failed to abort dma\n");
|
|
+ "failed to complete pause on dma %d (CS:%08x)\n", c->ch,
|
|
+ readl(chan_base + BCM2835_DMA_CS));
|
|
+
|
|
+ /* Set CS back to default state and reset the DMA */
|
|
+ writel(BCM2835_DMA_RESET, chan_base + BCM2835_DMA_CS);
|
|
}
|
|
}
|
|
|