mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-23 07:22:33 +00:00
ca5c695a45
Deleted following upstreamed patches: bcm27xx: 950-0006-drm-vc4-hdmi-Fix-HPD-GPIO-detection.patch bcm27xx: 950-0420-drm-vc4-Adopt-the-dma-configuration-from-the-HVS-or-.patch bcm27xx: 950-0425-drm-vc4-A-present-but-empty-dmas-disables-audio.patch bcm27xx: 950-0432-vc4-drm-Avoid-full-hdmi-audio-fifo-writes.patch bcm27xx: 950-0433-vc4-drm-vc4_plane-Remove-subpixel-positioning-check.patch bcm27xx: 950-0435-drm-vc4-Correct-pixel-order-for-DSI0.patch bcm27xx: 950-0436-drm-vc4-Register-dsi0-as-the-correct-vc4-encoder-typ.patch bcm27xx: 950-0437-drm-vc4-Fix-dsi0-interrupt-support.patch bcm27xx: 950-0438-drm-vc4-Add-correct-stop-condition-to-vc4_dsi_encode.patch bcm27xx: 950-0443-drm-vc4-Fix-timings-for-interlaced-modes.patch bcm27xx: 950-0445-drm-vc4-Fix-margin-calculations-for-the-right-bottom.patch bcm27xx: 950-0475-drm-vc4-Reset-HDMI-MISC_CONTROL-register.patch bcm27xx: 950-0476-drm-vc4-Release-workaround-buffer-and-DMA-in-error-p.patch bcm27xx: 950-0477-drm-vc4-Correct-DSI-divider-calculations.patch bcm27xx: 950-0664-drm-vc4-dsi-Correct-max-divider-to-255-not-7.patch bcm53xx: 072-next-ARM_dts_BCM53015-add-mr26.patch mediatek: 920-linux-next-dts-mt7622-bpi-r64-fix-wps-button.patch Manually rebased following patches: bcm27xx: 950-0004-drm-vc4-hdmi-Remove-the-DDC-probing-for-status-detec.patch bcm27xx: 950-0700-net-phy-lan87xx-Decrease-phy-polling-rate.patch bcm27xx: 950-0711-drm-vc4-Rename-bridge-to-out_bridge.patch bcm27xx: 950-0713-drm-vc4-Remove-splitting-the-bridge-chain-from-the-d.patch bcm27xx: 950-0715-drm-vc4-Convert-vc4_dsi-to-using-a-bridge-instead-of.patch bcm27xx: 950-0787-vc4-drm-vc4_plane-Keep-fractional-source-coords-insi.patch bcm27xx: 950-0914-mmc-block-Don-t-do-single-sector-reads-during-recove.patch Runtime tested on turris-omnia and glinet-b1300. Tested-by: John Audia <therealgraysky@proton.me> [bcm2711/RPi4B, mt7622/RT3200] Signed-off-by: Petr Štetiar <ynezz@true.cz>
146 lines
4.8 KiB
Diff
146 lines
4.8 KiB
Diff
From 0e096c4f431ccd7f73e9baa930821dd3bbe93e35 Mon Sep 17 00:00:00 2001
|
|
From: Dave Stevenson <dave.stevenson@raspberrypi.com>
|
|
Date: Tue, 25 Jan 2022 17:28:18 +0000
|
|
Subject: [PATCH] drm/vc4: Support zpos on all planes
|
|
|
|
Adds the zpos property to all planes, and creates the dlist
|
|
by placing the fragments in the correct order based on zpos.
|
|
|
|
Signed-off-by: Dave Stevenson <dave.stevenson@raspberrypi.com>
|
|
---
|
|
drivers/gpu/drm/vc4/vc4_hvs.c | 43 +++++++++++++++++++++------------
|
|
drivers/gpu/drm/vc4/vc4_kms.c | 3 +--
|
|
drivers/gpu/drm/vc4/vc4_plane.c | 22 ++++++++++++++---
|
|
3 files changed, 48 insertions(+), 20 deletions(-)
|
|
|
|
--- a/drivers/gpu/drm/vc4/vc4_hvs.c
|
|
+++ b/drivers/gpu/drm/vc4/vc4_hvs.c
|
|
@@ -854,6 +854,8 @@ void vc4_hvs_atomic_flush(struct drm_crt
|
|
bool debug_dump_regs = false;
|
|
bool enable_bg_fill = false;
|
|
u32 __iomem *dlist_start, *dlist_next;
|
|
+ unsigned int zpos = 0;
|
|
+ bool found = false;
|
|
|
|
if (vc4_state->assigned_channel == VC4_HVS_CHANNEL_DISABLED)
|
|
return;
|
|
@@ -867,23 +869,34 @@ void vc4_hvs_atomic_flush(struct drm_crt
|
|
dlist_next = dlist_start;
|
|
|
|
/* Copy all the active planes' dlist contents to the hardware dlist. */
|
|
- drm_atomic_crtc_for_each_plane(plane, crtc) {
|
|
- /* Is this the first active plane? */
|
|
- if (dlist_next == dlist_start) {
|
|
- /* We need to enable background fill when a plane
|
|
- * could be alpha blending from the background, i.e.
|
|
- * where no other plane is underneath. It suffices to
|
|
- * consider the first active plane here since we set
|
|
- * needs_bg_fill such that either the first plane
|
|
- * already needs it or all planes on top blend from
|
|
- * the first or a lower plane.
|
|
- */
|
|
- vc4_plane_state = to_vc4_plane_state(plane->state);
|
|
- enable_bg_fill = vc4_plane_state->needs_bg_fill;
|
|
+ do {
|
|
+ found = false;
|
|
+
|
|
+ drm_atomic_crtc_for_each_plane(plane, crtc) {
|
|
+ if (plane->state->normalized_zpos != zpos)
|
|
+ continue;
|
|
+
|
|
+ /* Is this the first active plane? */
|
|
+ if (dlist_next == dlist_start) {
|
|
+ /* We need to enable background fill when a plane
|
|
+ * could be alpha blending from the background, i.e.
|
|
+ * where no other plane is underneath. It suffices to
|
|
+ * consider the first active plane here since we set
|
|
+ * needs_bg_fill such that either the first plane
|
|
+ * already needs it or all planes on top blend from
|
|
+ * the first or a lower plane.
|
|
+ */
|
|
+ vc4_plane_state = to_vc4_plane_state(plane->state);
|
|
+ enable_bg_fill = vc4_plane_state->needs_bg_fill;
|
|
+ }
|
|
+
|
|
+ dlist_next += vc4_plane_write_dlist(plane, dlist_next);
|
|
+
|
|
+ found = true;
|
|
}
|
|
|
|
- dlist_next += vc4_plane_write_dlist(plane, dlist_next);
|
|
- }
|
|
+ zpos++;
|
|
+ } while (found);
|
|
|
|
writel(SCALER_CTL0_END, dlist_next);
|
|
dlist_next++;
|
|
--- a/drivers/gpu/drm/vc4/vc4_kms.c
|
|
+++ b/drivers/gpu/drm/vc4/vc4_kms.c
|
|
@@ -1042,8 +1042,7 @@ int vc4_kms_load(struct drm_device *dev)
|
|
dev->mode_config.helper_private = &vc4_mode_config_helpers;
|
|
dev->mode_config.preferred_depth = 24;
|
|
dev->mode_config.async_page_flip = true;
|
|
- if (vc4->firmware_kms)
|
|
- dev->mode_config.normalize_zpos = true;
|
|
+ dev->mode_config.normalize_zpos = true;
|
|
|
|
ret = vc4_ctm_obj_init(vc4);
|
|
if (ret)
|
|
--- a/drivers/gpu/drm/vc4/vc4_plane.c
|
|
+++ b/drivers/gpu/drm/vc4/vc4_plane.c
|
|
@@ -1573,9 +1573,14 @@ struct drm_plane *vc4_plane_init(struct
|
|
DRM_COLOR_YCBCR_BT709,
|
|
DRM_COLOR_YCBCR_LIMITED_RANGE);
|
|
|
|
+ if (type == DRM_PLANE_TYPE_PRIMARY)
|
|
+ drm_plane_create_zpos_immutable_property(plane, 0);
|
|
+
|
|
return plane;
|
|
}
|
|
|
|
+#define VC4_NUM_OVERLAY_PLANES 16
|
|
+
|
|
int vc4_plane_create_additional_planes(struct drm_device *drm)
|
|
{
|
|
struct drm_plane *cursor_plane;
|
|
@@ -1591,7 +1596,7 @@ int vc4_plane_create_additional_planes(s
|
|
* modest number of planes to expose, that should hopefully
|
|
* still cover any sane usecase.
|
|
*/
|
|
- for (i = 0; i < 16; i++) {
|
|
+ for (i = 0; i < VC4_NUM_OVERLAY_PLANES; i++) {
|
|
struct drm_plane *plane =
|
|
vc4_plane_init(drm, DRM_PLANE_TYPE_OVERLAY);
|
|
|
|
@@ -1600,17 +1605,28 @@ int vc4_plane_create_additional_planes(s
|
|
|
|
plane->possible_crtcs =
|
|
GENMASK(drm->mode_config.num_crtc - 1, 0);
|
|
+
|
|
+ /* Create zpos property. Max of all the overlays + 1 primary +
|
|
+ * 1 cursor plane on a crtc.
|
|
+ */
|
|
+ drm_plane_create_zpos_property(plane, i + 1, 1,
|
|
+ VC4_NUM_OVERLAY_PLANES + 1);
|
|
}
|
|
|
|
drm_for_each_crtc(crtc, drm) {
|
|
/* Set up the legacy cursor after overlay initialization,
|
|
- * since we overlay planes on the CRTC in the order they were
|
|
- * initialized.
|
|
+ * since the zpos fallback is that planes are rendered by plane
|
|
+ * ID order, and that then puts the cursor on top.
|
|
*/
|
|
cursor_plane = vc4_plane_init(drm, DRM_PLANE_TYPE_CURSOR);
|
|
if (!IS_ERR(cursor_plane)) {
|
|
cursor_plane->possible_crtcs = drm_crtc_mask(crtc);
|
|
crtc->cursor = cursor_plane;
|
|
+
|
|
+ drm_plane_create_zpos_property(cursor_plane,
|
|
+ VC4_NUM_OVERLAY_PLANES + 1,
|
|
+ 1,
|
|
+ VC4_NUM_OVERLAY_PLANES + 1);
|
|
}
|
|
}
|
|
|