mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-26 17:01:14 +00:00
487ca61f91
Changelog: https://cdn.kernel.org/pub/linux/kernel/v6.x/ChangeLog-6.6.61 Manually rebased: bcm27xx/patches-6.6/950-0998-i2c-designware-Add-support-for-bus-clear-feature.patch All other patches automatically rebased. Build system: x86/64 Build-tested: x86/64/AMD Cezanne, flogic/xiaomi_redmi-router-ax6000-ubootmod, ramips/tplink_archer-a6-v3 Run-tested: x86/64/AMD Cezanne, flogic/xiaomi_redmi-router-ax6000-ubootmod, ramips/tplink_archer-a6-v3 Signed-off-by: John Audia <therealgraysky@proton.me> Link: https://github.com/openwrt/openwrt/pull/16959 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
101 lines
3.8 KiB
Diff
101 lines
3.8 KiB
Diff
From a594166387fe08e6f5a32130c400249a35b298f9 Mon Sep 17 00:00:00 2001
|
|
From: Christian Marangi <ansuelsmth@gmail.com>
|
|
Date: Wed, 18 Oct 2023 14:35:49 +0200
|
|
Subject: [PATCH 2/3] net: stmmac: move TX timer arm after DMA enable
|
|
|
|
Move TX timer arm call after DMA interrupt is enabled again.
|
|
|
|
The TX timer arm function changed logic and now is skipped if a napi is
|
|
already scheduled. By moving the TX timer arm call after DMA is enabled,
|
|
we permit to correctly skip if a DMA interrupt has been fired and a napi
|
|
has been scheduled again.
|
|
|
|
Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
|
|
Signed-off-by: Paolo Abeni <pabeni@redhat.com>
|
|
---
|
|
.../net/ethernet/stmicro/stmmac/stmmac_main.c | 22 +++++++++++++++----
|
|
1 file changed, 18 insertions(+), 4 deletions(-)
|
|
|
|
--- a/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c
|
|
+++ b/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c
|
|
@@ -2536,9 +2536,13 @@ static void stmmac_bump_dma_threshold(st
|
|
* @priv: driver private structure
|
|
* @budget: napi budget limiting this functions packet handling
|
|
* @queue: TX queue index
|
|
+ * @pending_packets: signal to arm the TX coal timer
|
|
* Description: it reclaims the transmit resources after transmission completes.
|
|
+ * If some packets still needs to be handled, due to TX coalesce, set
|
|
+ * pending_packets to true to make NAPI arm the TX coal timer.
|
|
*/
|
|
-static int stmmac_tx_clean(struct stmmac_priv *priv, int budget, u32 queue)
|
|
+static int stmmac_tx_clean(struct stmmac_priv *priv, int budget, u32 queue,
|
|
+ bool *pending_packets)
|
|
{
|
|
struct stmmac_tx_queue *tx_q = &priv->dma_conf.tx_queue[queue];
|
|
struct stmmac_txq_stats *txq_stats = &priv->xstats.txq_stats[queue];
|
|
@@ -2698,7 +2702,7 @@ static int stmmac_tx_clean(struct stmmac
|
|
|
|
/* We still have pending packets, let's call for a new scheduling */
|
|
if (tx_q->dirty_tx != tx_q->cur_tx)
|
|
- stmmac_tx_timer_arm(priv, queue);
|
|
+ *pending_packets = true;
|
|
|
|
u64_stats_update_begin(&txq_stats->napi_syncp);
|
|
u64_stats_add(&txq_stats->napi.tx_packets, tx_packets);
|
|
@@ -5603,6 +5607,7 @@ static int stmmac_napi_poll_tx(struct na
|
|
container_of(napi, struct stmmac_channel, tx_napi);
|
|
struct stmmac_priv *priv = ch->priv_data;
|
|
struct stmmac_txq_stats *txq_stats;
|
|
+ bool pending_packets = false;
|
|
u32 chan = ch->index;
|
|
int work_done;
|
|
|
|
@@ -5611,7 +5616,7 @@ static int stmmac_napi_poll_tx(struct na
|
|
u64_stats_inc(&txq_stats->napi.poll);
|
|
u64_stats_update_end(&txq_stats->napi_syncp);
|
|
|
|
- work_done = stmmac_tx_clean(priv, budget, chan);
|
|
+ work_done = stmmac_tx_clean(priv, budget, chan, &pending_packets);
|
|
work_done = min(work_done, budget);
|
|
|
|
if (work_done < budget && napi_complete_done(napi, work_done)) {
|
|
@@ -5622,6 +5627,10 @@ static int stmmac_napi_poll_tx(struct na
|
|
spin_unlock_irqrestore(&ch->lock, flags);
|
|
}
|
|
|
|
+ /* TX still have packet to handle, check if we need to arm tx timer */
|
|
+ if (pending_packets)
|
|
+ stmmac_tx_timer_arm(priv, chan);
|
|
+
|
|
return work_done;
|
|
}
|
|
|
|
@@ -5630,6 +5639,7 @@ static int stmmac_napi_poll_rxtx(struct
|
|
struct stmmac_channel *ch =
|
|
container_of(napi, struct stmmac_channel, rxtx_napi);
|
|
struct stmmac_priv *priv = ch->priv_data;
|
|
+ bool tx_pending_packets = false;
|
|
int rx_done, tx_done, rxtx_done;
|
|
struct stmmac_rxq_stats *rxq_stats;
|
|
struct stmmac_txq_stats *txq_stats;
|
|
@@ -5645,7 +5655,7 @@ static int stmmac_napi_poll_rxtx(struct
|
|
u64_stats_inc(&txq_stats->napi.poll);
|
|
u64_stats_update_end(&txq_stats->napi_syncp);
|
|
|
|
- tx_done = stmmac_tx_clean(priv, budget, chan);
|
|
+ tx_done = stmmac_tx_clean(priv, budget, chan, &tx_pending_packets);
|
|
tx_done = min(tx_done, budget);
|
|
|
|
rx_done = stmmac_rx_zc(priv, budget, chan);
|
|
@@ -5670,6 +5680,10 @@ static int stmmac_napi_poll_rxtx(struct
|
|
spin_unlock_irqrestore(&ch->lock, flags);
|
|
}
|
|
|
|
+ /* TX still have packet to handle, check if we need to arm tx timer */
|
|
+ if (tx_pending_packets)
|
|
+ stmmac_tx_timer_arm(priv, chan);
|
|
+
|
|
return min(rxtx_done, budget - 1);
|
|
}
|
|
|