mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-30 02:29:01 +00:00
e4ce3109f2
The node pinctrl0 is already set up in the SOC DTSI files, but defined again as member of pinctrl in most of the device DTS(I) files. This patch removes this redundancy for the entire ramips target. Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
55 lines
990 B
Plaintext
55 lines
990 B
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
/dts-v1/;
|
|
|
|
#include "mt7628an_hiwifi_hc5x61a.dtsi"
|
|
|
|
/ {
|
|
compatible = "hiwifi,hc5761a", "mediatek,mt7628an-soc";
|
|
model = "HiWiFi HC5761A";
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led_system: system {
|
|
label = "hc5761a:blue:system";
|
|
gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
internet {
|
|
label = "hc5761a:blue:internet";
|
|
gpios = <&gpio0 1 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
wlan2g {
|
|
label = "hc5761a:blue:wlan2g";
|
|
gpios = <&gpio1 12 GPIO_ACTIVE_HIGH>;
|
|
linux,default-trigger = "phy0tpt";
|
|
};
|
|
|
|
wlan5g {
|
|
label = "hc5761a:blue:wlan5g";
|
|
gpios = <&gpio1 8 GPIO_ACTIVE_HIGH>;
|
|
linux,default-trigger = "phy1tpt";
|
|
};
|
|
};
|
|
};
|
|
|
|
&state_default {
|
|
gpio {
|
|
ralink,group = "i2c", "refclk", "wdt", "p3led_an", "wled_an";
|
|
ralink,function = "gpio";
|
|
};
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie0 {
|
|
wifi@0,0 {
|
|
reg = <0x0000 0 0 0 0>;
|
|
mediatek,mtd-eeprom = <&factory 0x8000>;
|
|
ieee80211-freq-limit = <5000000 6000000>;
|
|
};
|
|
};
|