mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-23 07:22:33 +00:00
4070e2a64c
This target adds support for the StarFive JH7100 and JH7110 SoCs, based on 6.1, as well as a couple boards equipped with these. Specifications: SoCs: JH7100: - StarFive JH7100 dual-core RISC-V (U74, RC64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache JH7110: - StarFive JH7110 quad-core RISC-V (U74, RV64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache Boards: VisionFive1: - JH7100 @ 1GHz - Memory: 8Gb LPDDR4 - 4x USB3.0 - 1x GBit ethernet - AMPak 6236 wifi / bluetooth - audio - powered via USB-C VisionFive2: - JH7110 @ 1.5GHz - Memory: 2/4/8Gb DDR4 - 2x Gbit ethernet - 2x USB3.0 / 2x USB2.0 - eMMC / SDIO - various multimedia input/outputs (MIPI CSI, HDMI, audio) - M.2 key M slot - PoE support - powered via USB-C Installation: Standard SD-card installation via dd-ing the generated image to an SD-card of at least 256Mb. Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
76 lines
2.6 KiB
Diff
76 lines
2.6 KiB
Diff
From 1f788a0a5092b1e1cfd02aa7f31ceb551befa7e6 Mon Sep 17 00:00:00 2001
|
|
From: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
Date: Tue, 14 Mar 2023 16:43:50 +0800
|
|
Subject: [PATCH 033/122] dt-bindings: clock: jh7110-syscrg: Add PLL clock
|
|
inputs
|
|
|
|
Add PLL clock inputs from PLL clock generator.
|
|
|
|
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
---
|
|
.../clock/starfive,jh7110-syscrg.yaml | 20 +++++++++++++++++--
|
|
1 file changed, 18 insertions(+), 2 deletions(-)
|
|
|
|
--- a/Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml
|
|
+++ b/Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml
|
|
@@ -27,6 +27,9 @@ properties:
|
|
- description: External I2S RX left/right channel clock
|
|
- description: External TDM clock
|
|
- description: External audio master clock
|
|
+ - description: PLL0
|
|
+ - description: PLL1
|
|
+ - description: PLL2
|
|
|
|
- items:
|
|
- description: Main Oscillator (24 MHz)
|
|
@@ -38,6 +41,9 @@ properties:
|
|
- description: External I2S RX left/right channel clock
|
|
- description: External TDM clock
|
|
- description: External audio master clock
|
|
+ - description: PLL0
|
|
+ - description: PLL1
|
|
+ - description: PLL2
|
|
|
|
clock-names:
|
|
oneOf:
|
|
@@ -52,6 +58,9 @@ properties:
|
|
- const: i2srx_lrck_ext
|
|
- const: tdm_ext
|
|
- const: mclk_ext
|
|
+ - const: pll0_out
|
|
+ - const: pll1_out
|
|
+ - const: pll2_out
|
|
|
|
- items:
|
|
- const: osc
|
|
@@ -63,6 +72,9 @@ properties:
|
|
- const: i2srx_lrck_ext
|
|
- const: tdm_ext
|
|
- const: mclk_ext
|
|
+ - const: pll0_out
|
|
+ - const: pll1_out
|
|
+ - const: pll2_out
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
@@ -93,12 +105,16 @@ examples:
|
|
<&gmac1_rgmii_rxin>,
|
|
<&i2stx_bclk_ext>, <&i2stx_lrck_ext>,
|
|
<&i2srx_bclk_ext>, <&i2srx_lrck_ext>,
|
|
- <&tdm_ext>, <&mclk_ext>;
|
|
+ <&tdm_ext>, <&mclk_ext>,
|
|
+ <&pllclk JH7110_CLK_PLL0_OUT>,
|
|
+ <&pllclk JH7110_CLK_PLL1_OUT>,
|
|
+ <&pllclk JH7110_CLK_PLL2_OUT>;
|
|
clock-names = "osc", "gmac1_rmii_refin",
|
|
"gmac1_rgmii_rxin",
|
|
"i2stx_bclk_ext", "i2stx_lrck_ext",
|
|
"i2srx_bclk_ext", "i2srx_lrck_ext",
|
|
- "tdm_ext", "mclk_ext";
|
|
+ "tdm_ext", "mclk_ext",
|
|
+ "pll0_out", "pll1_out", "pll2_out";
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|