mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 23:12:32 +00:00
4a281a7789
RISC-V is a new CPU architecture aimed to be fully free and open. This
target will add support for it, based on 5.15.
Supports running on:
- HiFive Unleashed - FU540, first generation
- HiFive Unmatched - FU740, current latest generation, PCIe
SD-card images are generated, where the partitions are required to have
specific type codes. As it is commonplace nowadays, OpenSBI is used as the
first stage, with U-boot following as the proper bootloader.
Specifications:
HiFive Unleashed:
- CPU: SiFive FU540 quad-core RISC-V (U54, RV64IMAFDC or RV64GC)
- Memory: 8Gb
- Ethernet: 1x 10/100/1000
- Console: via microUSB
HiFive Unmatched:
- CPU: SiFive FU740 quad-core RISC-V (U74, RV64IMAFDCB or RV64GCB)
- Memory: 16Gb
- Ethernet: 1x 10/100/1000
- USB: 4x USB 3.2
- PCIe: - 1x PCIe Gen3 x8
- 1x M.2 key M (PCIe x4)
- 1x M.2 Key E (PCIe x1 / USB2.0)
- Console: via microUSB
Installation:
Standard SD-card installation via dd-ing the generated image to
an SD-card of at least 256Mb.
Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
(cherry picked from commit a3469a90c4)
50 lines
1.5 KiB
Diff
50 lines
1.5 KiB
Diff
From ab5c8f5492cce16ff2104393e2f1fa64a3ff6e88 Mon Sep 17 00:00:00 2001
|
|
From: David Abdurachmanov <david.abdurachmanov@sifive.com>
|
|
Date: Wed, 17 Feb 2021 06:06:14 -0800
|
|
Subject: [PATCH 1/7] riscv: sifive: fu740: cpu{1,2,3,4} set compatible to
|
|
sifive,u74-mc
|
|
|
|
Signed-off-by: David Abdurachmanov <david.abdurachmanov@sifive.com>
|
|
---
|
|
arch/riscv/boot/dts/sifive/fu740-c000.dtsi | 8 ++++----
|
|
1 file changed, 4 insertions(+), 4 deletions(-)
|
|
|
|
--- a/arch/riscv/boot/dts/sifive/fu740-c000.dtsi
|
|
+++ b/arch/riscv/boot/dts/sifive/fu740-c000.dtsi
|
|
@@ -39,7 +39,7 @@
|
|
};
|
|
};
|
|
cpu1: cpu@1 {
|
|
- compatible = "sifive,bullet0", "riscv";
|
|
+ compatible = "sifive,u74-mc", "sifive,bullet0", "riscv";
|
|
d-cache-block-size = <64>;
|
|
d-cache-sets = <64>;
|
|
d-cache-size = <32768>;
|
|
@@ -63,7 +63,7 @@
|
|
};
|
|
};
|
|
cpu2: cpu@2 {
|
|
- compatible = "sifive,bullet0", "riscv";
|
|
+ compatible = "sifive,u74-mc", "sifive,bullet0", "riscv";
|
|
d-cache-block-size = <64>;
|
|
d-cache-sets = <64>;
|
|
d-cache-size = <32768>;
|
|
@@ -87,7 +87,7 @@
|
|
};
|
|
};
|
|
cpu3: cpu@3 {
|
|
- compatible = "sifive,bullet0", "riscv";
|
|
+ compatible = "sifive,u74-mc", "sifive,bullet0", "riscv";
|
|
d-cache-block-size = <64>;
|
|
d-cache-sets = <64>;
|
|
d-cache-size = <32768>;
|
|
@@ -111,7 +111,7 @@
|
|
};
|
|
};
|
|
cpu4: cpu@4 {
|
|
- compatible = "sifive,bullet0", "riscv";
|
|
+ compatible = "sifive,u74-mc", "sifive,bullet0", "riscv";
|
|
d-cache-block-size = <64>;
|
|
d-cache-sets = <64>;
|
|
d-cache-size = <32768>;
|