mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-30 10:39:04 +00:00
aab466f422
Backport generic phylink validate series and make use of it for mtk_eth_soc Ethernet driver as well as mt7530 DSA driver. Signed-off-by: Daniel Golle <daniel@makrotopia.org>
76 lines
2.3 KiB
Diff
76 lines
2.3 KiB
Diff
From 1f0dfd443eea7fc3e818e96f7c8264913ba41859 Mon Sep 17 00:00:00 2001
|
|
From: Frank Wunderlich <frank-w@public-files.de>
|
|
Date: Fri, 10 Jun 2022 19:05:38 +0200
|
|
Subject: [PATCH 12/13] net: dsa: mt7530: rework mt753[01]_setup
|
|
|
|
Enumerate available cpu-ports instead of using hardcoded constant.
|
|
|
|
Suggested-by: Vladimir Oltean <olteanv@gmail.com>
|
|
Signed-off-by: Frank Wunderlich <frank-w@public-files.de>
|
|
Reviewed-by: Vladimir Oltean <olteanv@gmail.com>
|
|
Reviewed-by: Florian Fainelli <f.fainelli@gmail.com>
|
|
Signed-off-by: Jakub Kicinski <kuba@kernel.org>
|
|
---
|
|
drivers/net/dsa/mt7530.c | 25 +++++++++++++++++++++----
|
|
1 file changed, 21 insertions(+), 4 deletions(-)
|
|
|
|
--- a/drivers/net/dsa/mt7530.c
|
|
+++ b/drivers/net/dsa/mt7530.c
|
|
@@ -2087,11 +2087,12 @@ static int
|
|
mt7530_setup(struct dsa_switch *ds)
|
|
{
|
|
struct mt7530_priv *priv = ds->priv;
|
|
+ struct device_node *dn = NULL;
|
|
struct device_node *phy_node;
|
|
struct device_node *mac_np;
|
|
struct mt7530_dummy_poll p;
|
|
phy_interface_t interface;
|
|
- struct device_node *dn;
|
|
+ struct dsa_port *cpu_dp;
|
|
u32 id, val;
|
|
int ret, i;
|
|
|
|
@@ -2099,7 +2100,19 @@ mt7530_setup(struct dsa_switch *ds)
|
|
* controller also is the container for two GMACs nodes representing
|
|
* as two netdev instances.
|
|
*/
|
|
- dn = dsa_to_port(ds, MT7530_CPU_PORT)->master->dev.of_node->parent;
|
|
+ dsa_switch_for_each_cpu_port(cpu_dp, ds) {
|
|
+ dn = cpu_dp->master->dev.of_node->parent;
|
|
+ /* It doesn't matter which CPU port is found first,
|
|
+ * their masters should share the same parent OF node
|
|
+ */
|
|
+ break;
|
|
+ }
|
|
+
|
|
+ if (!dn) {
|
|
+ dev_err(ds->dev, "parent OF node of DSA master not found");
|
|
+ return -EINVAL;
|
|
+ }
|
|
+
|
|
ds->assisted_learning_on_cpu_port = true;
|
|
ds->mtu_enforcement_ingress = true;
|
|
|
|
@@ -2261,6 +2274,7 @@ mt7531_setup(struct dsa_switch *ds)
|
|
{
|
|
struct mt7530_priv *priv = ds->priv;
|
|
struct mt7530_dummy_poll p;
|
|
+ struct dsa_port *cpu_dp;
|
|
u32 val, id;
|
|
int ret, i;
|
|
|
|
@@ -2333,8 +2347,11 @@ mt7531_setup(struct dsa_switch *ds)
|
|
CORE_PLL_GROUP4, val);
|
|
|
|
/* BPDU to CPU port */
|
|
- mt7530_rmw(priv, MT7531_CFC, MT7531_CPU_PMAP_MASK,
|
|
- BIT(MT7530_CPU_PORT));
|
|
+ dsa_switch_for_each_cpu_port(cpu_dp, ds) {
|
|
+ mt7530_rmw(priv, MT7531_CFC, MT7531_CPU_PMAP_MASK,
|
|
+ BIT(cpu_dp->index));
|
|
+ break;
|
|
+ }
|
|
mt7530_rmw(priv, MT753X_BPC, MT753X_BPDU_PORT_FW_MASK,
|
|
MT753X_BPDU_CPU_ONLY);
|
|
|