mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-30 02:29:01 +00:00
30 lines
1.1 KiB
Diff
30 lines
1.1 KiB
Diff
From 4375cd63b55860f5e82618dc5f50846b3129842a Mon Sep 17 00:00:00 2001
|
|
From: Claudiu Beznea <claudiu.beznea@microchip.com>
|
|
Date: Mon, 11 Oct 2021 14:27:14 +0300
|
|
Subject: [PATCH 242/247] clk: at91: clk-master: fix prescaler logic
|
|
|
|
When prescaler value read from register is MASTER_PRES_MAX it means
|
|
that the input clock will be divided by 3. Fix the code to reflect
|
|
this.
|
|
|
|
Fixes: 7a110b9107ed8 ("clk: at91: clk-master: re-factor master clock")
|
|
Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
|
|
Link: https://lore.kernel.org/r/20211011112719.3951784-11-claudiu.beznea@microchip.com
|
|
Acked-by: Nicolas Ferre <nicolas.ferre@microchip.com>
|
|
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
|
|
---
|
|
drivers/clk/at91/clk-master.c | 2 +-
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
|
|
|
--- a/drivers/clk/at91/clk-master.c
|
|
+++ b/drivers/clk/at91/clk-master.c
|
|
@@ -386,7 +386,7 @@ static unsigned long clk_master_pres_rec
|
|
|
|
val &= master->layout->mask;
|
|
pres = (val >> master->layout->pres_shift) & MASTER_PRES_MASK;
|
|
- if (pres == 3 && characteristics->have_div3_pres)
|
|
+ if (pres == MASTER_PRES_MAX && characteristics->have_div3_pres)
|
|
pres = 3;
|
|
else
|
|
pres = (1 << pres);
|