mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 01:11:14 +00:00
9ad3ef27b9
Removed upstreamed: backport-5.4/070-v5.5-MIPS-BPF-Restore-MIPS32-cBPF-JIT.patch All other patches automatically rebased. Signed-off-by: John Audia <graysky@archlinux.us>
56 lines
1.8 KiB
Diff
56 lines
1.8 KiB
Diff
From e13c24ef2f068e651b9996922a08843d53513cab Mon Sep 17 00:00:00 2001
|
|
From: Wen He <wen.he_1@nxp.com>
|
|
Date: Fri, 20 Sep 2019 16:34:18 +0800
|
|
Subject: [PATCH] arm64: dts: ls1028a: Update the clock providers for the Mali
|
|
DP500
|
|
|
|
In order to maximise performance of the LCD Controller's 64-bit AXI
|
|
bus, for any give speed bin of the device, the AXI master interface
|
|
clock(ACLK) clock can be up to CPU_frequency/2, which is already
|
|
capable of optimal performance. In general, ACLK is always expected
|
|
to be equal to CPU_frequency/2. APB slave interface clock(PCLK) and
|
|
Main processing clock(PCLK) both are tied to the same clock as ACLK.
|
|
|
|
This change followed the LS1028A Architecture Specification Manual.
|
|
|
|
Signed-off-by: Wen He <wen.he_1@nxp.com>
|
|
Acked-by: Li Yang <leoyang.li@nxp.com>
|
|
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
|
|
---
|
|
arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi | 17 ++---------------
|
|
1 file changed, 2 insertions(+), 15 deletions(-)
|
|
|
|
--- a/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi
|
|
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi
|
|
@@ -90,20 +90,6 @@
|
|
clocks = <&osc_27m>;
|
|
};
|
|
|
|
- aclk: clock-axi {
|
|
- compatible = "fixed-clock";
|
|
- #clock-cells = <0>;
|
|
- clock-frequency = <650000000>;
|
|
- clock-output-names= "aclk";
|
|
- };
|
|
-
|
|
- pclk: clock-apb {
|
|
- compatible = "fixed-clock";
|
|
- #clock-cells = <0>;
|
|
- clock-frequency = <650000000>;
|
|
- clock-output-names= "pclk";
|
|
- };
|
|
-
|
|
reboot {
|
|
compatible ="syscon-reboot";
|
|
regmap = <&rst>;
|
|
@@ -880,7 +866,8 @@
|
|
interrupts = <0 222 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 223 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "DE", "SE";
|
|
- clocks = <&dpclk 0>, <&aclk>, <&aclk>, <&pclk>;
|
|
+ clocks = <&dpclk 0>, <&clockgen 2 2>, <&clockgen 2 2>,
|
|
+ <&clockgen 2 2>;
|
|
clock-names = "pxlclk", "mclk", "aclk", "pclk";
|
|
arm,malidp-output-port-lines = /bits/ 8 <8 8 8>;
|
|
arm,malidp-arqos-value = <0xd000d000>;
|