mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 06:33:41 +00:00
e4ce3109f2
The node pinctrl0 is already set up in the SOC DTSI files, but defined again as member of pinctrl in most of the device DTS(I) files. This patch removes this redundancy for the entire ramips target. Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
142 lines
2.2 KiB
Plaintext
142 lines
2.2 KiB
Plaintext
/dts-v1/;
|
|
|
|
#include "mt7620a.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "phicomm,k2g", "ralink,mt7620a-soc";
|
|
model = "Phicomm K2G";
|
|
|
|
aliases {
|
|
led-boot = &led_blue;
|
|
led-failsafe = &led_blue;
|
|
led-running = &led_blue;
|
|
led-upgrade = &led_blue;
|
|
serial0 = &uartlite;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led_blue: blue {
|
|
label = "k2g:blue:status";
|
|
gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
yellow {
|
|
label = "k2g:yellow:status";
|
|
gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
red {
|
|
label = "k2g:red:status";
|
|
gpios = <&gpio0 8 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
|
|
m25p80@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <24000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
reg = <0x0 0x30000>;
|
|
label = "u-boot";
|
|
read-only;
|
|
};
|
|
|
|
partition@30000 {
|
|
reg = <0x30000 0x10000>;
|
|
label = "u-boot-env";
|
|
read-only;
|
|
};
|
|
|
|
factory: partition@40000 {
|
|
reg = <0x40000 0x10000>;
|
|
label = "factory";
|
|
read-only;
|
|
};
|
|
|
|
partition@50000 {
|
|
reg = <0x50000 0x50000>;
|
|
label = "permanent_config";
|
|
read-only;
|
|
};
|
|
|
|
partition@a0000 {
|
|
compatible = "denx,uimage";
|
|
reg = <0xa0000 0x760000>;
|
|
label = "firmware";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&state_default {
|
|
gpio {
|
|
ralink,group = "i2c", "uartf";
|
|
ralink,function = "gpio";
|
|
};
|
|
};
|
|
|
|
ðernet {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&rgmii2_pins &mdio_pins>;
|
|
mtd-mac-address = <&factory 0x28>;
|
|
mediatek,portmap = "llllw";
|
|
|
|
port@5 {
|
|
status = "okay";
|
|
phy-handle = <&phy5>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
|
|
mdio-bus {
|
|
status = "okay";
|
|
|
|
phy5: ethernet-phy@5 {
|
|
reg = <5>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
};
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie0 {
|
|
mt76@0,0 {
|
|
reg = <0x0000 0 0 0 0>;
|
|
mediatek,mtd-eeprom = <&factory 0x8000>;
|
|
ieee80211-freq-limit = <5000000 6000000>;
|
|
};
|
|
};
|
|
|
|
&wmac {
|
|
ralink,mtd-eeprom = <&factory 0>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pa_pins>;
|
|
};
|