mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-19 21:58:04 +00:00
99545b4bb1
This target adds support for the Allwinner D1 RISC-V based SoCs.
- RISC-V single-core T-Head C906 (RV64GCV)
- Tensilica HiFi4 DSP
- DDR2/DDR3 support
- 10/100/1000M ethernet
- usual peripherals like USB2, SPI, I2C, PWM, etc.
Four boards are supported:
- Dongshan Nezha STU
- 512Mb RAM
- ethernet
- LicheePi RV Dock
- 512Mb RAM
- wireless-only (RTL8723DS)
- MangoPi MQ-Pro
- 512Mb RAM
- there are pads available for an SPI flash
- wireless-only (RTL8723DS)
- Nezha D1
- 512Mb/1Gb/2Gb RAM
- 256Mb NAND flash
- ethernet, wireless
Installation:
Standard SD-card installation via dd-ing the generated image to
an SD-card of at least 256Mb.
Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
157 lines
4.5 KiB
Diff
157 lines
4.5 KiB
Diff
From f666d95c1443854555044d3d4b52c463cf845ccc Mon Sep 17 00:00:00 2001
|
|
From: Samuel Holland <samuel@sholland.org>
|
|
Date: Sun, 17 Jul 2022 20:33:40 -0500
|
|
Subject: [PATCH 020/117] regulator: dt-bindings: Add Allwinner D1 LDOs
|
|
|
|
The Allwinner D1 SoC contains two pairs of in-package LDOs. One pair is
|
|
for general purpose use. LDOA generally powers the board's 1.8 V rail.
|
|
LDOB generally powers the in-package DRAM, where applicable.
|
|
|
|
The other pair of LDOs powers the analog power domains inside the SoC,
|
|
including the audio codec, thermal sensor, and ADCs. These LDOs require
|
|
a 0.9 V bandgap voltage reference. The calibration value for the voltage
|
|
reference is stored in an eFuse, accessed via an NVMEM cell.
|
|
|
|
Neither LDO control register is in its own MMIO range; instead, each
|
|
regulator device relies on a regmap/syscon exported by its parent.
|
|
|
|
Series-changes: 2
|
|
- Remove syscon property from bindings
|
|
- Update binding examples to fix warnings and provide context
|
|
|
|
Series-changes: 3
|
|
- Add "reg" property to bindings
|
|
- Add "unevaluatedProperties: true" to regulator nodes
|
|
- Minor changes to regulator node name patterns
|
|
- Remove system-ldos example (now added in patch 3)
|
|
|
|
Series-changes: 4
|
|
- Fix the order of the maintainer/description sections
|
|
- Replace unevaluatedProperties with "additionalProperties: false"
|
|
|
|
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
|
---
|
|
.../allwinner,sun20i-d1-analog-ldos.yaml | 74 +++++++++++++++++++
|
|
.../allwinner,sun20i-d1-system-ldos.yaml | 37 ++++++++++
|
|
2 files changed, 111 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/regulator/allwinner,sun20i-d1-analog-ldos.yaml
|
|
create mode 100644 Documentation/devicetree/bindings/regulator/allwinner,sun20i-d1-system-ldos.yaml
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/regulator/allwinner,sun20i-d1-analog-ldos.yaml
|
|
@@ -0,0 +1,74 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/regulator/allwinner,sun20i-d1-analog-ldos.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: Allwinner D1 Analog LDOs
|
|
+
|
|
+maintainers:
|
|
+ - Samuel Holland <samuel@sholland.org>
|
|
+
|
|
+description:
|
|
+ Allwinner D1 contains a set of LDOs which are designed to supply analog power
|
|
+ inside and outside the SoC. They are controlled by a register within the audio
|
|
+ codec MMIO space, but which is not part of the audio codec clock/reset domain.
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ enum:
|
|
+ - allwinner,sun20i-d1-analog-ldos
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+ nvmem-cells:
|
|
+ items:
|
|
+ - description: NVMEM cell for the calibrated bandgap reference trim value
|
|
+
|
|
+ nvmem-cell-names:
|
|
+ items:
|
|
+ - const: bg_trim
|
|
+
|
|
+patternProperties:
|
|
+ "^(a|hp)ldo$":
|
|
+ type: object
|
|
+ $ref: regulator.yaml#
|
|
+ unevaluatedProperties: false
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - nvmem-cells
|
|
+ - nvmem-cell-names
|
|
+
|
|
+additionalProperties: false
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ audio-codec@2030000 {
|
|
+ compatible = "simple-mfd", "syscon";
|
|
+ reg = <0x2030000 0x1000>;
|
|
+ ranges;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+
|
|
+ regulators@2030348 {
|
|
+ compatible = "allwinner,sun20i-d1-analog-ldos";
|
|
+ reg = <0x2030348 0x4>;
|
|
+ nvmem-cells = <&bg_trim>;
|
|
+ nvmem-cell-names = "bg_trim";
|
|
+
|
|
+ reg_aldo: aldo {
|
|
+ regulator-min-microvolt = <1800000>;
|
|
+ regulator-max-microvolt = <1800000>;
|
|
+ };
|
|
+
|
|
+ reg_hpldo: hpldo {
|
|
+ regulator-min-microvolt = <1800000>;
|
|
+ regulator-max-microvolt = <1800000>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+
|
|
+...
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/regulator/allwinner,sun20i-d1-system-ldos.yaml
|
|
@@ -0,0 +1,37 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/regulator/allwinner,sun20i-d1-system-ldos.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: Allwinner D1 System LDOs
|
|
+
|
|
+maintainers:
|
|
+ - Samuel Holland <samuel@sholland.org>
|
|
+
|
|
+description:
|
|
+ Allwinner D1 contains a pair of general-purpose LDOs which are designed to
|
|
+ supply power inside and outside the SoC. They are controlled by a register
|
|
+ within the system control MMIO space.
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ enum:
|
|
+ - allwinner,sun20i-d1-system-ldos
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+patternProperties:
|
|
+ "^ldo[ab]$":
|
|
+ type: object
|
|
+ $ref: regulator.yaml#
|
|
+ unevaluatedProperties: false
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+
|
|
+additionalProperties: false
|
|
+
|
|
+...
|