mirror of
https://github.com/openwrt/openwrt.git
synced 2025-01-26 14:19:43 +00:00
2ad898e091
Removed upstreamed: generic/backport-6.1/789-STABLE-01-net-dsa-mt7530-prevent-possible-incorrect-XTAL-frequ.patch [1] generic/backport-6.1/789-STABLE-02-net-dsa-mt7530-fix-link-local-frames-that-ingress-vl.patch [2] generic/backport-6.1/789-STABLE-03-net-dsa-mt7530-fix-handling-of-all-link-local-frames.patch [3] generic/pending-6.1/735-net-mediatek-mtk_eth_soc-release-MAC_MCR_FORCE_LINK-.patch [4] generic/pending-6.1/736-net-ethernet-mtk_eth_soc-fix-PPE-hanging-issue.patch [5] Manual adjusted the following patches: mediatek/patches-6.1/100-dts-update-mt7622-rfb1.patch 1. https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=v6.1.83&id=be4512b9ac6fc53e1ca8daccbda84f643215c547 2. https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=v6.1.83&id=f1fa919ea59655f73cb3972264e157b8831ba546 3. https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=v6.1.83&id=86c0c154a759f2af9612a04bdf29110f02dce956 4. https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=v6.1.83&id=6b62bad2da1b338f452a9380639fc9b093d75a25 5. https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=v6.1.83&id=f78807362828ad01db2a9ed005bf79501b620f27 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
158 lines
3.7 KiB
Diff
158 lines
3.7 KiB
Diff
From f4029538f063a845dc9aae46cce4cf386e6253a5 Mon Sep 17 00:00:00 2001
|
|
From: Sam Shih <sam.shih@mediatek.com>
|
|
Date: Fri, 18 Nov 2022 20:01:21 +0100
|
|
Subject: [PATCH 06/19] arm64: dts: mt7986: add spi related device nodes
|
|
|
|
This patch adds spi support for MT7986.
|
|
|
|
Signed-off-by: Sam Shih <sam.shih@mediatek.com>
|
|
Signed-off-by: Frank Wunderlich <frank-w@public-files.de>
|
|
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
|
|
Link: https://lore.kernel.org/r/20221118190126.100895-7-linux@fw-web.de
|
|
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
|
|
---
|
|
arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts | 35 ++++++++++++++++++++
|
|
arch/arm64/boot/dts/mediatek/mt7986a.dtsi | 28 ++++++++++++++++
|
|
arch/arm64/boot/dts/mediatek/mt7986b-rfb.dts | 35 ++++++++++++++++++++
|
|
3 files changed, 98 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts
|
|
+++ b/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts
|
|
@@ -59,6 +59,20 @@
|
|
};
|
|
|
|
&pio {
|
|
+ spi_flash_pins: spi-flash-pins {
|
|
+ mux {
|
|
+ function = "spi";
|
|
+ groups = "spi0", "spi0_wp_hold";
|
|
+ };
|
|
+ };
|
|
+
|
|
+ spic_pins: spic-pins {
|
|
+ mux {
|
|
+ function = "spi";
|
|
+ groups = "spi1_2";
|
|
+ };
|
|
+ };
|
|
+
|
|
uart1_pins: uart1-pins {
|
|
mux {
|
|
function = "uart";
|
|
@@ -105,6 +119,27 @@
|
|
};
|
|
};
|
|
|
|
+&spi0 {
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&spi_flash_pins>;
|
|
+ cs-gpios = <0>, <0>;
|
|
+ status = "okay";
|
|
+ spi_nand: spi_nand@0 {
|
|
+ compatible = "spi-nand";
|
|
+ reg = <0>;
|
|
+ spi-max-frequency = <10000000>;
|
|
+ spi-tx-bus-width = <4>;
|
|
+ spi-rx-bus-width = <4>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&spi1 {
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&spic_pins>;
|
|
+ cs-gpios = <0>, <0>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
&switch {
|
|
ports {
|
|
#address-cells = <1>;
|
|
--- a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi
|
|
+++ b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi
|
|
@@ -295,6 +295,34 @@
|
|
status = "disabled";
|
|
};
|
|
|
|
+ spi0: spi@1100a000 {
|
|
+ compatible = "mediatek,mt7986-spi-ipm", "mediatek,spi-ipm";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+ reg = <0 0x1100a000 0 0x100>;
|
|
+ interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&topckgen CLK_TOP_MPLL_D2>,
|
|
+ <&topckgen CLK_TOP_SPI_SEL>,
|
|
+ <&infracfg CLK_INFRA_SPI0_CK>,
|
|
+ <&infracfg CLK_INFRA_SPI0_HCK_CK>;
|
|
+ clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
+ spi1: spi@1100b000 {
|
|
+ compatible = "mediatek,mt7986-spi-ipm", "mediatek,spi-ipm";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+ reg = <0 0x1100b000 0 0x100>;
|
|
+ interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&topckgen CLK_TOP_MPLL_D2>,
|
|
+ <&topckgen CLK_TOP_SPIM_MST_SEL>,
|
|
+ <&infracfg CLK_INFRA_SPI1_CK>,
|
|
+ <&infracfg CLK_INFRA_SPI1_HCK_CK>;
|
|
+ clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
ethsys: syscon@15000000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
--- a/arch/arm64/boot/dts/mediatek/mt7986b-rfb.dts
|
|
+++ b/arch/arm64/boot/dts/mediatek/mt7986b-rfb.dts
|
|
@@ -100,6 +100,20 @@
|
|
};
|
|
|
|
&pio {
|
|
+ spi_flash_pins: spi-flash-pins {
|
|
+ mux {
|
|
+ function = "spi";
|
|
+ groups = "spi0", "spi0_wp_hold";
|
|
+ };
|
|
+ };
|
|
+
|
|
+ spic_pins: spic-pins {
|
|
+ mux {
|
|
+ function = "spi";
|
|
+ groups = "spi1_2";
|
|
+ };
|
|
+ };
|
|
+
|
|
wf_2g_5g_pins: wf-2g-5g-pins {
|
|
mux {
|
|
function = "wifi";
|
|
@@ -132,6 +146,27 @@
|
|
};
|
|
};
|
|
|
|
+&spi0 {
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&spi_flash_pins>;
|
|
+ cs-gpios = <0>, <0>;
|
|
+ status = "okay";
|
|
+ spi_nand: spi_nand@0 {
|
|
+ compatible = "spi-nand";
|
|
+ reg = <0>;
|
|
+ spi-max-frequency = <10000000>;
|
|
+ spi-tx-bus-width = <4>;
|
|
+ spi-rx-bus-width = <4>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&spi1 {
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&spic_pins>;
|
|
+ cs-gpios = <0>, <0>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
&uart0 {
|
|
status = "okay";
|
|
};
|