INAGAKI Hiroshi 10a54e1442 ath79: fix pinmux reg value for QCA956x
The range of pinmux reg property "<0x1804002c 0x40>" for QCA956x SoC
does not includes GPIO_FUNCTION register.

If the device uses "&jtag_disable_pins", this causes the following
errors:

[    1.982937] pinctrl-single 1804002c.pinmux: mux offset out of range: 0x40 (0x40)
[    1.990622] pinctrl-single 1804002c.pinmux: could not add functions for pinmux_jtag_disable_pins 64x

Signed-off-by: INAGAKI Hiroshi <musashino.open@gmail.com>
2018-12-24 19:18:07 +01:00
..
2018-10-19 10:01:57 +02:00
2018-11-05 16:00:00 +01:00
2018-11-14 16:27:43 +01:00
2018-12-24 15:06:33 +00:00
2018-12-24 15:06:33 +00:00
2018-12-16 14:59:59 +01:00
2018-12-24 15:06:33 +00:00
2018-08-20 13:03:23 +02:00
2018-12-18 14:24:57 +01:00
2018-11-14 16:27:43 +01:00
2018-10-09 14:29:55 +02:00
2018-10-19 10:01:57 +02:00
2018-12-24 15:06:33 +00:00
2018-11-05 16:00:00 +01:00
2018-12-10 11:48:44 +01:00
2018-10-19 10:01:57 +02:00
2018-10-19 10:01:57 +02:00
2018-08-20 13:03:23 +02:00
2018-10-19 10:01:57 +02:00