mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 09:12:39 +00:00
f4c33d098f
Allows replacing mac-address-increment with mac-base. Signed-off-by: Rosen Penev <rosenp@gmail.com>
280 lines
4.6 KiB
Plaintext
280 lines
4.6 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "mt7621.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "alfa-network,quad-e4g", "mediatek,mt7621-soc";
|
|
model = "ALFA Network Quad-E4G";
|
|
|
|
aliases {
|
|
label-mac-device = &gmac0;
|
|
led-boot = &led_system;
|
|
led-failsafe = &led_system;
|
|
led-running = &led_system;
|
|
led-upgrade = &led_system;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,115200";
|
|
};
|
|
|
|
gpio-export {
|
|
compatible = "gpio-export";
|
|
#size-cells = <0>;
|
|
|
|
m2-enable {
|
|
gpio-export,name = "m2-enable";
|
|
gpio-export,output = <1>;
|
|
gpios = <&gpio 32 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
minipcie0-enable {
|
|
gpio-export,name = "minipcie0-enable";
|
|
gpio-export,output = <1>;
|
|
gpios = <&gpio 29 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
minipcie0-reset {
|
|
gpio-export,name = "minipcie0-reset";
|
|
gpio-export,output = <0>;
|
|
gpios = <&gpio 23 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
minipcie1-enable {
|
|
gpio-export,name = "minipcie1-enable";
|
|
gpio-export,output = <1>;
|
|
gpios = <&gpio 30 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
minipcie1-reset {
|
|
gpio-export,name = "minipcie1-reset";
|
|
gpio-export,output = <0>;
|
|
gpios = <&gpio 24 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
minipcie2-enable {
|
|
gpio-export,name = "minipcie2-enable";
|
|
gpio-export,output = <1>;
|
|
gpios = <&gpio 31 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
minipcie2-reset {
|
|
gpio-export,name = "minipcie2-reset";
|
|
gpio-export,output = <0>;
|
|
gpios = <&gpio 25 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
pcie-perst-disable {
|
|
gpio-export,name = "pcie-perst-enable";
|
|
gpio-export,output = <0>;
|
|
gpios = <&gpio 22 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
sim-select {
|
|
gpio-export,name = "sim-select";
|
|
gpio-export,output = <1>;
|
|
gpios = <&gpio 0 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
watchdog-enable {
|
|
gpio-export,name = "watchdog-enable";
|
|
gpio-export,output = <1>;
|
|
gpios = <&gpio 17 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio 14 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
|
|
user1 {
|
|
label = "user1";
|
|
gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_0>;
|
|
};
|
|
|
|
user2 {
|
|
label = "user2";
|
|
gpios = <&gpio 16 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_1>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led_system: system {
|
|
label = "red:system";
|
|
gpios = <&gpio 13 GPIO_ACTIVE_LOW>;
|
|
default-state = "keep";
|
|
};
|
|
|
|
m2 {
|
|
label = "orange:m2";
|
|
gpios = <&gpio 33 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
minipcie0 {
|
|
label = "orange:minipcie0";
|
|
gpios = <&gpio 26 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
minipcie1 {
|
|
label = "orange:minipcie1";
|
|
gpios = <&gpio 27 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
minipcie2 {
|
|
label = "orange:minipcie2";
|
|
gpios = <&gpio 28 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
watchdog {
|
|
compatible = "linux,wdt-gpio";
|
|
gpios = <&gpio 18 GPIO_ACTIVE_HIGH>;
|
|
hw_algo = "toggle";
|
|
hw_margin_ms = <25000>;
|
|
always-running;
|
|
};
|
|
};
|
|
|
|
ðernet {
|
|
pinctrl-0 = <&mdio_pins>, <&rgmii1_pins>;
|
|
};
|
|
|
|
&gmac0 {
|
|
nvmem-cells = <&macaddr_factory_e000>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
&switch0 {
|
|
ports {
|
|
port@0 {
|
|
status = "okay";
|
|
label = "lan4";
|
|
};
|
|
|
|
port@1 {
|
|
status = "okay";
|
|
label = "lan3";
|
|
};
|
|
|
|
port@2 {
|
|
status = "okay";
|
|
label = "lan2";
|
|
};
|
|
|
|
port@3 {
|
|
status = "okay";
|
|
label = "lan1";
|
|
};
|
|
|
|
port@4 {
|
|
status = "okay";
|
|
label = "wan";
|
|
nvmem-cells = <&macaddr_factory_e006>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
};
|
|
};
|
|
|
|
&i2c {
|
|
status = "okay";
|
|
|
|
rtc@68 {
|
|
compatible = "ti,bq32000";
|
|
reg = <0x68>;
|
|
};
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
};
|
|
|
|
&state_default {
|
|
gpio {
|
|
groups = "jtag", "rgmii2", "wdt";
|
|
function = "gpio";
|
|
};
|
|
};
|
|
|
|
&sdhci {
|
|
status = "okay";
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <50000000>;
|
|
m25p,fast-read;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x0 0x30000>;
|
|
};
|
|
|
|
partition@30000 {
|
|
label = "u-boot-env";
|
|
reg = <0x30000 0x1000>;
|
|
};
|
|
|
|
partition@31000 {
|
|
label = "config";
|
|
reg = <0x31000 0xf000>;
|
|
read-only;
|
|
};
|
|
|
|
factory: partition@40000 {
|
|
label = "factory";
|
|
reg = <0x40000 0x10000>;
|
|
read-only;
|
|
|
|
nvmem-layout {
|
|
compatible = "fixed-layout";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
macaddr_factory_e000: macaddr@e000 {
|
|
reg = <0xe000 0x6>;
|
|
};
|
|
|
|
macaddr_factory_e006: macaddr@e006 {
|
|
reg = <0xe006 0x6>;
|
|
};
|
|
};
|
|
};
|
|
|
|
partition@50000 {
|
|
compatible = "denx,uimage";
|
|
label = "firmware";
|
|
reg = <0x50000 0xfb0000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&uartlite2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&uartlite3 {
|
|
status = "okay";
|
|
};
|