mirror of
https://github.com/openwrt/openwrt.git
synced 2025-01-27 22:59:53 +00:00
23deb4ac90
Introduce support for the Qualcomm IPQ60xx SoC. WiFi support still has to be handled and correctly fix hence this is currently marked as source-only to have a solid base to progress on correct support of this and hope Upstream QUIC publish newers ath11k drivers for this SoC. Co-developed-by: Robert Marko <robimarko@gmail.com> Signed-off-by: Robert Marko <robimarko@gmail.com> Signed-off-by: Mantas Pucka <mantas@8devices.com> [ improve commit description, add SoB for Robert, make it source-only ] Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
51 lines
1.7 KiB
Diff
51 lines
1.7 KiB
Diff
From fd712118aa1aa758da1fd1546b3f8a1b00e42cbc Mon Sep 17 00:00:00 2001
|
|
From: Mantas Pucka <mantas@8devices.com>
|
|
Date: Tue, 23 Jan 2024 11:26:09 +0200
|
|
Subject: [PATCH] clk: qcom: gcc-ipq6018: add qdss_at clock needed for wifi
|
|
operation
|
|
|
|
Without it system hangs upon wifi firmware load. It should be enabled by
|
|
remoteproc/wifi driver. Bindings already exist for it, so add it based
|
|
on vendor code.
|
|
|
|
Signed-off-by: Mantas Pucka <mantas@8devices.com>
|
|
Link: https://lore.kernel.org/r/1706001970-26032-1-git-send-email-mantas@8devices.com
|
|
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
|
|
---
|
|
drivers/clk/qcom/gcc-ipq6018.c | 17 +++++++++++++++++
|
|
1 file changed, 17 insertions(+)
|
|
|
|
--- a/drivers/clk/qcom/gcc-ipq6018.c
|
|
+++ b/drivers/clk/qcom/gcc-ipq6018.c
|
|
@@ -3503,6 +3503,22 @@ static struct clk_branch gcc_prng_ahb_cl
|
|
},
|
|
};
|
|
|
|
+static struct clk_branch gcc_qdss_at_clk = {
|
|
+ .halt_reg = 0x29024,
|
|
+ .clkr = {
|
|
+ .enable_reg = 0x29024,
|
|
+ .enable_mask = BIT(0),
|
|
+ .hw.init = &(struct clk_init_data){
|
|
+ .name = "gcc_qdss_at_clk",
|
|
+ .parent_hws = (const struct clk_hw *[]){
|
|
+ &qdss_at_clk_src.clkr.hw },
|
|
+ .num_parents = 1,
|
|
+ .flags = CLK_SET_RATE_PARENT,
|
|
+ .ops = &clk_branch2_ops,
|
|
+ },
|
|
+ },
|
|
+};
|
|
+
|
|
static struct clk_branch gcc_qdss_dap_clk = {
|
|
.halt_reg = 0x29084,
|
|
.clkr = {
|
|
@@ -4341,6 +4357,7 @@ static struct clk_regmap *gcc_ipq6018_cl
|
|
[GCC_SYS_NOC_PCIE0_AXI_CLK] = &gcc_sys_noc_pcie0_axi_clk.clkr,
|
|
[GCC_PCIE0_PIPE_CLK] = &gcc_pcie0_pipe_clk.clkr,
|
|
[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,
|
|
+ [GCC_QDSS_AT_CLK] = &gcc_qdss_at_clk.clkr,
|
|
[GCC_QDSS_DAP_CLK] = &gcc_qdss_dap_clk.clkr,
|
|
[GCC_QPIC_AHB_CLK] = &gcc_qpic_ahb_clk.clkr,
|
|
[GCC_QPIC_CLK] = &gcc_qpic_clk.clkr,
|