mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 06:57:57 +00:00
dabcaac443
It will be supported by the new filogic subtarget Signed-off-by: Sam Shih <sam.shih@mediatek.com> Signed-off-by: Lorenzo Bianconi <lorenzo@kernel.org> Signed-off-by: Felix Fietkau <nbd@nbd.name> Signed-off-by: Daniel Golle <daniel@makrotopia.org>
40 lines
1.5 KiB
Diff
40 lines
1.5 KiB
Diff
--- a/drivers/clk/mediatek/Kconfig
|
|
+++ b/drivers/clk/mediatek/Kconfig
|
|
@@ -344,6 +344,23 @@ config COMMON_CLK_MT7629_HIFSYS
|
|
This driver supports MediaTek MT7629 HIFSYS clocks providing
|
|
to PCI-E and USB.
|
|
|
|
+config COMMON_CLK_MT7986
|
|
+ bool "Clock driver for MediaTek MT7986"
|
|
+ depends on ARCH_MEDIATEK || COMPILE_TEST
|
|
+ select COMMON_CLK_MEDIATEK
|
|
+ default ARCH_MEDIATEK
|
|
+ help
|
|
+ This driver supports MediaTek MT7986 basic clocks and clocks
|
|
+ required for various periperals found on MediaTek.
|
|
+
|
|
+config COMMON_CLK_MT7986_ETHSYS
|
|
+ bool "Clock driver for MediaTek MT7986 ETHSYS"
|
|
+ depends on COMMON_CLK_MT7986
|
|
+ default COMMON_CLK_MT7986
|
|
+ help
|
|
+ This driver add support for clocks for Ethernet and SGMII
|
|
+ required on MediaTek MT7986 SoC.
|
|
+
|
|
config COMMON_CLK_MT8135
|
|
bool "Clock driver for MediaTek MT8135"
|
|
depends on (ARCH_MEDIATEK && ARM) || COMPILE_TEST
|
|
--- a/drivers/clk/mediatek/Makefile
|
|
+++ b/drivers/clk/mediatek/Makefile
|
|
@@ -46,6 +46,10 @@ obj-$(CONFIG_COMMON_CLK_MT7622_AUDSYS) +
|
|
obj-$(CONFIG_COMMON_CLK_MT7629) += clk-mt7629.o
|
|
obj-$(CONFIG_COMMON_CLK_MT7629_ETHSYS) += clk-mt7629-eth.o
|
|
obj-$(CONFIG_COMMON_CLK_MT7629_HIFSYS) += clk-mt7629-hif.o
|
|
+obj-$(CONFIG_COMMON_CLK_MT7986) += clk-mt7986-apmixed.o
|
|
+obj-$(CONFIG_COMMON_CLK_MT7986) += clk-mt7986-topckgen.o
|
|
+obj-$(CONFIG_COMMON_CLK_MT7986) += clk-mt7986-infracfg.o
|
|
+obj-$(CONFIG_COMMON_CLK_MT7986_ETHSYS) += clk-mt7986-eth.o
|
|
obj-$(CONFIG_COMMON_CLK_MT8135) += clk-mt8135.o
|
|
obj-$(CONFIG_COMMON_CLK_MT8167) += clk-mt8167.o
|
|
obj-$(CONFIG_COMMON_CLK_MT8167_AUDSYS) += clk-mt8167-aud.o
|