mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 06:08:08 +00:00
869a0183b9
So far, MAC address setup for those devices has been using local addresses although additional MAC addresses are available on flash. On device, we found the following situation: position Y1 Y1S 0x4 *:d4 *:e4 0x8004 *:d6 *:e8 0x28 *:d4 *:e4 0x2e *:d7 *:eb Since 0x4 and 0x28 yield the same address, the former was set for ðernet in DTS. However, the typical location on this architecture is 0x28, so this patch changes that. For further setup in 02_network, the local bit for lan_mac is removed, so the address from ðernet is used at all. For wan_mac, instead of calculating an address with local bit set, this patch exploits the previously unused address in 0x2e. Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
59 lines
1.1 KiB
Plaintext
59 lines
1.1 KiB
Plaintext
/dts-v1/;
|
|
|
|
#include "mt7620a_lenovo_newifi-y1.dtsi"
|
|
|
|
/ {
|
|
compatible = "lenovo,newifi-y1", "ralink,mt7620a-soc";
|
|
model = "Lenovo Y1";
|
|
|
|
aliases {
|
|
led-boot = &led_power;
|
|
led-failsafe = &led_power;
|
|
led-running = &led_power;
|
|
led-upgrade = &led_power;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led_power: power {
|
|
label = "newifi-y1:blue:power";
|
|
gpios = <&gpio0 9 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wlan1 {
|
|
label = "newifi-y1:blue:wifi";
|
|
gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wlan2 {
|
|
label = "newifi-y1:blue:wifi5g";
|
|
gpios = <&gpio2 10 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
usb {
|
|
label = "newifi-y1:blue:usb";
|
|
gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
|
|
trigger-sources = <&ohci_port1>, <&ehci_port1>;
|
|
linux,default-trigger = "usbport";
|
|
};
|
|
|
|
lan {
|
|
label = "newifi-y1:blue:lan";
|
|
gpios = <&gpio2 15 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
internet {
|
|
label = "newifi-y1:blue:internet";
|
|
gpios = <&gpio2 11 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ðernet {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&ephy_pins>;
|
|
mtd-mac-address = <&factory 0x28>;
|
|
mediatek,portmap = "llllw";
|
|
};
|