mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 15:02:32 +00:00
4e09722a68
Hardware -------- RockChip RK3568 ARM64 (4 cores) 1GB or 4GB LPDDR4X RAM 2x 2500 Base-T 4 LEDs (LAN / WAN / WIFI / POWER) 1 Button (Reset) 8GB or 32GB eMMC on-board Micro-SD Slot M.2 Slot 2x USB 3.0 Port Installation ------------ Uncompress the OpenWrt sysupgrade and write it to a micro SD card or internal eMMC using dd. Signed-off-by: Tianling Shen <cnsztl@immortalwrt.org>
153 lines
3.9 KiB
Diff
153 lines
3.9 KiB
Diff
From 05620031408ac6cfc6d5c048431827e49aa0ade1 Mon Sep 17 00:00:00 2001
|
|
From: Tianling Shen <cnsztl@gmail.com>
|
|
Date: Sat, 18 Mar 2023 16:37:43 +0800
|
|
Subject: [PATCH] arm64: dts: rockchip: Add FriendlyARM NanoPi R5C
|
|
|
|
FriendlyARM NanoPi R5C is an open-sourced mini IoT gateway device.
|
|
|
|
Specification:
|
|
- Rockchip RK3568
|
|
- 1/4GB LPDDR4X RAM
|
|
- 8/32GB eMMC
|
|
- SD card slot
|
|
- M.2 Connector
|
|
- 2x USB 3.0 Port
|
|
- 2x 2500 Base-T (PCIe, r8125)
|
|
- HDMI 2.0
|
|
- MIPI DSI/CSI
|
|
- USB Type C 5V
|
|
|
|
Signed-off-by: Tianling Shen <cnsztl@gmail.com>
|
|
Link: https://lore.kernel.org/r/20230318083745.6181-4-cnsztl@gmail.com
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
---
|
|
arch/arm64/boot/dts/rockchip/Makefile | 1 +
|
|
.../boot/dts/rockchip/rk3568-nanopi-r5c.dts | 112 ++++++++++++++++++
|
|
2 files changed, 113 insertions(+)
|
|
create mode 100644 arch/arm64/boot/dts/rockchip/rk3568-nanopi-r5c.dts
|
|
|
|
--- a/arch/arm64/boot/dts/rockchip/Makefile
|
|
+++ b/arch/arm64/boot/dts/rockchip/Makefile
|
|
@@ -74,5 +74,6 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-ro
|
|
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-soquartz-cm4.dtb
|
|
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-bpi-r2-pro.dtb
|
|
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-evb1-v10.dtb
|
|
+dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-nanopi-r5c.dtb
|
|
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-nanopi-r5s.dtb
|
|
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-rock-3a.dtb
|
|
--- /dev/null
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3568-nanopi-r5c.dts
|
|
@@ -0,0 +1,112 @@
|
|
+// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
+/*
|
|
+ * Copyright (c) 2022 FriendlyElec Computer Tech. Co., Ltd.
|
|
+ * (http://www.friendlyelec.com)
|
|
+ *
|
|
+ * Copyright (c) 2023 Tianling Shen <cnsztl@gmail.com>
|
|
+ */
|
|
+
|
|
+/dts-v1/;
|
|
+#include "rk3568-nanopi-r5s.dtsi"
|
|
+
|
|
+/ {
|
|
+ model = "FriendlyElec NanoPi R5C";
|
|
+ compatible = "friendlyarm,nanopi-r5c", "rockchip,rk3568";
|
|
+
|
|
+ gpio-keys {
|
|
+ compatible = "gpio-keys";
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&reset_button_pin>;
|
|
+
|
|
+ button-reset {
|
|
+ debounce-interval = <50>;
|
|
+ gpios = <&gpio0 RK_PB7 GPIO_ACTIVE_LOW>;
|
|
+ label = "reset";
|
|
+ linux,code = <KEY_RESTART>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ gpio-leds {
|
|
+ compatible = "gpio-leds";
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&lan_led_pin>, <&power_led_pin>, <&wan_led_pin>, <&wlan_led_pin>;
|
|
+
|
|
+ led-lan {
|
|
+ color = <LED_COLOR_ID_GREEN>;
|
|
+ function = LED_FUNCTION_LAN;
|
|
+ gpios = <&gpio3 RK_PA3 GPIO_ACTIVE_HIGH>;
|
|
+ };
|
|
+
|
|
+ power_led: led-power {
|
|
+ color = <LED_COLOR_ID_RED>;
|
|
+ function = LED_FUNCTION_POWER;
|
|
+ linux,default-trigger = "heartbeat";
|
|
+ gpios = <&gpio3 RK_PA2 GPIO_ACTIVE_HIGH>;
|
|
+ };
|
|
+
|
|
+ led-wan {
|
|
+ color = <LED_COLOR_ID_GREEN>;
|
|
+ function = LED_FUNCTION_WAN;
|
|
+ gpios = <&gpio3 RK_PA4 GPIO_ACTIVE_HIGH>;
|
|
+ };
|
|
+
|
|
+ led-wlan {
|
|
+ color = <LED_COLOR_ID_GREEN>;
|
|
+ function = LED_FUNCTION_WLAN;
|
|
+ gpios = <&gpio3 RK_PA5 GPIO_ACTIVE_HIGH>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&pcie2x1 {
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&pcie20_reset_pin>;
|
|
+ reset-gpios = <&gpio3 RK_PC1 GPIO_ACTIVE_HIGH>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pcie3x1 {
|
|
+ num-lanes = <1>;
|
|
+ reset-gpios = <&gpio0 RK_PA0 GPIO_ACTIVE_HIGH>;
|
|
+ vpcie3v3-supply = <&vcc3v3_pcie>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pcie3x2 {
|
|
+ num-lanes = <1>;
|
|
+ reset-gpios = <&gpio0 RK_PB6 GPIO_ACTIVE_HIGH>;
|
|
+ vpcie3v3-supply = <&vcc3v3_pcie>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pinctrl {
|
|
+ gpio-leds {
|
|
+ lan_led_pin: lan-led-pin {
|
|
+ rockchip,pins = <3 RK_PA3 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+ };
|
|
+
|
|
+ power_led_pin: power-led-pin {
|
|
+ rockchip,pins = <3 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+ };
|
|
+
|
|
+ wan_led_pin: wan-led-pin {
|
|
+ rockchip,pins = <3 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+ };
|
|
+
|
|
+ wlan_led_pin: wlan-led-pin {
|
|
+ rockchip,pins = <3 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ pcie {
|
|
+ pcie20_reset_pin: pcie20-reset-pin {
|
|
+ rockchip,pins = <2 RK_PD2 RK_FUNC_GPIO &pcfg_pull_up>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ rockchip-key {
|
|
+ reset_button_pin: reset-button-pin {
|
|
+ rockchip,pins = <4 RK_PA0 RK_FUNC_GPIO &pcfg_pull_up>;
|
|
+ };
|
|
+ };
|
|
+};
|