mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-23 23:42:43 +00:00
fcdaf6673d
This is an automatically generated commit which aids following Kernel patch history, as git will see the move and copy as a rename thus defeating the purpose. For the original discussion see: https://lists.openwrt.org/pipermail/openwrt-devel/2023-October/041673.html Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
44 lines
1.2 KiB
Diff
44 lines
1.2 KiB
Diff
From b7700154d75e8d7c9a2022f09c2d5430137606fa Mon Sep 17 00:00:00 2001
|
|
From: Hauke Mehrtens <hauke@hauke-m.de>
|
|
Date: Sat, 15 Aug 2020 16:05:25 +0200
|
|
Subject: [PATCH 902/904] MIPS: DTS: img: marduk: Add Cascoda CA8210 6LoWPAN
|
|
|
|
Add Cascoda CA8210 6LoWPAN controller to device tree.
|
|
|
|
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
|
|
---
|
|
arch/mips/boot/dts/img/pistachio_marduk.dts | 22 +++++++++++++++++++++
|
|
1 file changed, 22 insertions(+)
|
|
|
|
--- a/arch/mips/boot/dts/img/pistachio_marduk.dts
|
|
+++ b/arch/mips/boot/dts/img/pistachio_marduk.dts
|
|
@@ -76,6 +76,28 @@
|
|
VDD-supply = <&internal_dac_supply>;
|
|
};
|
|
|
|
+&spfi0 {
|
|
+ status = "okay";
|
|
+ pinctrl-0 = <&spim0_pins>, <&spim0_cs0_alt_pin>, <&spim0_cs2_alt_pin>, <&spim0_cs3_alt_pin>, <&spim0_cs4_alt_pin>;
|
|
+ pinctrl-names = "default";
|
|
+
|
|
+ cs-gpios = <&gpio1 14 GPIO_ACTIVE_HIGH>, <&gpio0 2 GPIO_ACTIVE_HIGH>,
|
|
+ <&gpio1 12 GPIO_ACTIVE_HIGH>, <&gpio1 13 GPIO_ACTIVE_HIGH>;
|
|
+
|
|
+ ca8210: ca8210@0 {
|
|
+ status = "okay";
|
|
+ compatible = "cascoda,ca8210";
|
|
+ reg = <0>;
|
|
+ spi-max-frequency = <4000000>;
|
|
+ spi-cpol;
|
|
+ reset-gpio = <&gpio0 12 GPIO_ACTIVE_HIGH>;
|
|
+ irq-gpio = <&gpio2 12 GPIO_ACTIVE_HIGH>;
|
|
+ extclock-enable;
|
|
+ extclock-freq = <16000000>;
|
|
+ extclock-gpio = <2>;
|
|
+ };
|
|
+};
|
|
+
|
|
&spfi1 {
|
|
status = "okay";
|
|
|