mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 22:47:56 +00:00
bb907d8d44
PMD Global Transmit Disable bit should be cleared for normal operation. This should be HW default, however I found that on Asus RT-AX89X that uses AQR113C PHY and firmware 5.4 this bit is set by default. With this bit set the AQR cannot achieve a link with its link-partner and it took me multiple hours of digging through the vendor GPL source to find this out, so lets always clear this bit during .config_init() to avoid a situation like this in the future. aqr107_wait_processor_intensive_op() is moved up because datasheet notes that any changes to this bit are processor intensive. This is a modified version of patch that got merged upstream as AQR113C has a separate config_init() upstream. Link: https://github.com/openwrt/openwrt/pull/15840 Signed-off-by: Robert Marko <robimarko@gmail.com>
64 lines
2.0 KiB
Diff
64 lines
2.0 KiB
Diff
From 3b92ee7b7899b6beffb2b484c58326e36612a873 Mon Sep 17 00:00:00 2001
|
|
From: Daniel Golle <daniel@makrotopia.org>
|
|
Date: Thu, 23 Dec 2021 14:52:56 +0000
|
|
Subject: [PATCH] net: phy: aquantia: add PHY_ID for AQR112R
|
|
|
|
As advised by Ian Chang this PHY is used in Puzzle devices.
|
|
|
|
Signed-off-by: Daniel Golle <daniel@makrotopia.org>
|
|
---
|
|
drivers/net/phy/aquantia/aquantia_main.c | 10 ++++++++++
|
|
1 file changed, 10 insertions(+)
|
|
|
|
--- a/drivers/net/phy/aquantia/aquantia_main.c
|
|
+++ b/drivers/net/phy/aquantia/aquantia_main.c
|
|
@@ -29,6 +29,8 @@
|
|
#define PHY_ID_AQR813 0x31c31cb2
|
|
#define PHY_ID_AQR112 0x03a1b662
|
|
#define PHY_ID_AQR412 0x03a1b712
|
|
+#define PHY_ID_AQR112C 0x03a1b790
|
|
+#define PHY_ID_AQR112R 0x31c31d12
|
|
|
|
#define MDIO_PHYXS_VEND_IF_STATUS 0xe812
|
|
#define MDIO_PHYXS_VEND_IF_STATUS_TYPE_MASK GENMASK(7, 3)
|
|
@@ -969,6 +971,30 @@ static struct phy_driver aqr_driver[] =
|
|
.get_strings = aqr107_get_strings,
|
|
.get_stats = aqr107_get_stats,
|
|
},
|
|
+{
|
|
+ PHY_ID_MATCH_MODEL(PHY_ID_AQR112C),
|
|
+ .name = "Aquantia AQR112C",
|
|
+ .probe = aqr107_probe,
|
|
+ .config_aneg = aqr_config_aneg_set_prot,
|
|
+ .config_intr = aqr_config_intr,
|
|
+ .handle_interrupt = aqr_handle_interrupt,
|
|
+ .read_status = aqr107_read_status,
|
|
+ .get_sset_count = aqr107_get_sset_count,
|
|
+ .get_strings = aqr107_get_strings,
|
|
+ .get_stats = aqr107_get_stats,
|
|
+},
|
|
+{
|
|
+ PHY_ID_MATCH_MODEL(PHY_ID_AQR112R),
|
|
+ .name = "Aquantia AQR112R",
|
|
+ .probe = aqr107_probe,
|
|
+ .config_aneg = aqr_config_aneg_set_prot,
|
|
+ .config_intr = aqr_config_intr,
|
|
+ .handle_interrupt = aqr_handle_interrupt,
|
|
+ .read_status = aqr107_read_status,
|
|
+ .get_sset_count = aqr107_get_sset_count,
|
|
+ .get_strings = aqr107_get_strings,
|
|
+ .get_stats = aqr107_get_stats,
|
|
+},
|
|
};
|
|
|
|
module_phy_driver(aqr_driver);
|
|
@@ -988,6 +1014,8 @@ static struct mdio_device_id __maybe_unu
|
|
{ PHY_ID_MATCH_MODEL(PHY_ID_AQR813) },
|
|
{ PHY_ID_MATCH_MODEL(PHY_ID_AQR112) },
|
|
{ PHY_ID_MATCH_MODEL(PHY_ID_AQR412) },
|
|
+ { PHY_ID_MATCH_MODEL(PHY_ID_AQR112C) },
|
|
+ { PHY_ID_MATCH_MODEL(PHY_ID_AQR112R) },
|
|
{ }
|
|
};
|
|
|