mirror of
https://github.com/openwrt/openwrt.git
synced 2025-01-20 11:39:02 +00:00
9f99000165
This will "rename" devices in Makefiles to the pattern used in DTS compatible. This will systematize naming of devices enormously. As device names are used to for default SUPPORTED_DEVICES entries, we need to adjust the source for /tmp/sysinfo/board_name, too. So remove relevant entries from base-files/lib/ramips.sh and use device compatible for that. Despite that, base-files are updated, too. Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
100 lines
1.5 KiB
Plaintext
100 lines
1.5 KiB
Plaintext
/dts-v1/;
|
|
|
|
#include "mt7620a.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "ralink,mt7620a-mt7610e-evb", "ralink,mt7620a-soc";
|
|
model = "Ralink MT7620A evaluation board";
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
poll-interval = <20>;
|
|
|
|
wps {
|
|
label = "wps";
|
|
gpios = <&gpio0 12 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_0>;
|
|
};
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_1>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&gpio0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
|
|
m25p80@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <1000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x0 0x30000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@30000 {
|
|
label = "u-boot-env";
|
|
reg = <0x30000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
factory: partition@40000 {
|
|
label = "factory";
|
|
reg = <0x40000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@50000 {
|
|
compatible = "denx,uimage";
|
|
label = "firmware";
|
|
reg = <0x50000 0x7b0000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
ðernet {
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&ephy_pins>;
|
|
mediatek,portmap = "llllw";
|
|
};
|
|
|
|
&gsw {
|
|
mediatek,port4 = "ephy";
|
|
};
|
|
|
|
&sdhci {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie0 {
|
|
wifi@0,0 {
|
|
reg = <0x0000 0 0 0 0>;
|
|
mediatek,mtd-eeprom = <&factory 0x8000>;
|
|
ieee80211-freq-limit = <5000000 6000000>;
|
|
};
|
|
};
|