mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 09:12:39 +00:00
5901917b93
Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
61 lines
1.8 KiB
Diff
61 lines
1.8 KiB
Diff
From 31fd9b79dc580301c53a001482755ba7e88c2809 Mon Sep 17 00:00:00 2001
|
|
From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <rafal@milecki.pl>
|
|
Date: Fri, 29 Oct 2021 18:05:23 +0200
|
|
Subject: [PATCH] ARM: dts: BCM5301X: update CRU block description
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
This describes CRU in a way matching documentation and fixes:
|
|
|
|
arch/arm/boot/dts/bcm4708-asus-rt-ac56u.dt.yaml: cru@100: $nodename:0: 'cru@100' does not match '^([a-z][a-z0-9\\-]+-bus|bus|soc|axi|ahb|apb)(@[0-9a-f]+)?$'
|
|
From schema: /lib/python3.6/site-packages/dtschema/schemas/simple-bus.yaml
|
|
|
|
Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
|
|
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
|
|
---
|
|
arch/arm/boot/dts/bcm5301x.dtsi | 13 +++++++++----
|
|
1 file changed, 9 insertions(+), 4 deletions(-)
|
|
|
|
--- a/arch/arm/boot/dts/bcm5301x.dtsi
|
|
+++ b/arch/arm/boot/dts/bcm5301x.dtsi
|
|
@@ -423,14 +423,14 @@
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
- cru@100 {
|
|
- compatible = "simple-bus";
|
|
+ cru-bus@100 {
|
|
+ compatible = "brcm,ns-cru", "simple-mfd";
|
|
reg = <0x100 0x1a4>;
|
|
ranges;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
- lcpll0: lcpll0@100 {
|
|
+ lcpll0: clock-controller@100 {
|
|
#clock-cells = <1>;
|
|
compatible = "brcm,nsp-lcpll0";
|
|
reg = <0x100 0x14>;
|
|
@@ -439,7 +439,7 @@
|
|
"sdio", "ddr_phy";
|
|
};
|
|
|
|
- genpll: genpll@140 {
|
|
+ genpll: clock-controller@140 {
|
|
#clock-cells = <1>;
|
|
compatible = "brcm,nsp-genpll";
|
|
reg = <0x140 0x24>;
|
|
@@ -450,6 +450,11 @@
|
|
"sata1", "sata2";
|
|
};
|
|
|
|
+ syscon@180 {
|
|
+ compatible = "brcm,cru-clkset", "syscon";
|
|
+ reg = <0x180 0x4>;
|
|
+ };
|
|
+
|
|
pinctrl: pin-controller@1c0 {
|
|
compatible = "brcm,bcm4708-pinmux";
|
|
reg = <0x1c0 0x24>;
|