mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 06:33:41 +00:00
15a14cf166
The QorIQ LS1012A processor, optimized for battery-backed or USB-powered, integrates a single ARM Cortex-A53 core with a hardware packet forwarding engine and high-speed interfaces to deliver line-rate networking performance. QorIQ LS1012A Reference Design System (LS1012ARDB) is a high-performance development platform, with a complete debugging environment. The LS1012ARDB board supports the QorIQ LS1012A processor and is optimized to support the high-bandwidth DDR3L memory and a full complement of high-speed SerDes ports. LEDE/OPENWRT will auto strip executable program file while make. So we need select CONFIG_NO_STRIP=y while make menuconfig to avoid the ppfe network fiemware be destroyed, then run make to build ls1012ardb firmware. The fsl-quadspi flash with jffs2 fs is unstable and arise some failed message. This issue have noticed the IP owner for investigate, hope he can solve it earlier. So the ls1012ardb now also provide a xx-firmware.ext4.bin as default firmware, and the uboot bootcmd will run wrtboot_ext4rfs for "rootfstype=ext4" bootargs. Signed-off-by: Yutang Jiang <yutang.jiang@nxp.com>
47 lines
1.4 KiB
Diff
47 lines
1.4 KiB
Diff
From c8f9be7df954fce18e96074af3f07aa5f75399e0 Mon Sep 17 00:00:00 2001
|
|
From: Yunhui Cui <B56489@freescale.com>
|
|
Date: Wed, 20 Jan 2016 15:52:25 +0800
|
|
Subject: [PATCH 098/113] mtd: fsl-quadspi: Rename SEQID_QUAD_READ to
|
|
SEQID_READ
|
|
|
|
There are some read modes for flash, such as NORMAL, FAST,
|
|
QUAD, DDR QUAD. These modes will use the identical lut table base
|
|
So rename SEQID_QUAD_READ to SEQID_READ.
|
|
|
|
Signed-off-by: Yunhui Cui <B56489@freescale.com>
|
|
---
|
|
drivers/mtd/spi-nor/fsl-quadspi.c | 8 ++++----
|
|
1 file changed, 4 insertions(+), 4 deletions(-)
|
|
|
|
--- a/drivers/mtd/spi-nor/fsl-quadspi.c
|
|
+++ b/drivers/mtd/spi-nor/fsl-quadspi.c
|
|
@@ -193,7 +193,7 @@
|
|
#define QUADSPI_LUT_NUM 64
|
|
|
|
/* SEQID -- we can have 16 seqids at most. */
|
|
-#define SEQID_QUAD_READ 0
|
|
+#define SEQID_READ 0
|
|
#define SEQID_WREN 1
|
|
#define SEQID_WRDI 2
|
|
#define SEQID_RDSR 3
|
|
@@ -386,8 +386,8 @@ static void fsl_qspi_init_lut(struct fsl
|
|
for (i = 0; i < QUADSPI_LUT_NUM; i++)
|
|
qspi_writel(q, 0, base + QUADSPI_LUT_BASE + i * 4);
|
|
|
|
- /* Quad Read */
|
|
- lut_base = SEQID_QUAD_READ * 4;
|
|
+ /* Read */
|
|
+ lut_base = SEQID_READ * 4;
|
|
|
|
qspi_writel(q, LUT0(CMD, PAD1, read_op) | LUT1(ADDR, PAD1, addrlen),
|
|
base + QUADSPI_LUT(lut_base));
|
|
@@ -468,7 +468,7 @@ static int fsl_qspi_get_seqid(struct fsl
|
|
{
|
|
switch (cmd) {
|
|
case SPINOR_OP_READ_1_1_4:
|
|
- return SEQID_QUAD_READ;
|
|
+ return SEQID_READ;
|
|
case SPINOR_OP_WREN:
|
|
return SEQID_WREN;
|
|
case SPINOR_OP_WRDI:
|