mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-26 17:01:14 +00:00
12f12df569
Changelog: https://cdn.kernel.org/pub/linux/kernel/v6.x/ChangeLog-6.6.55 Added the following default ksym to target/linux/generic/config-6.6: CONFIG_PROC_MEM_ALWAYS_FORCE=y # CONFIG_PROC_MEM_FORCE_PTRACE is not set # CONFIG_PROC_MEM_NO_FORCE is not set Removed upstreamed: generic/backport-6.6/780-23-v6.12-r8169-Fix-spelling-mistake-tx_underun-tx_underrun.patch[1] generic/backport-6.6/780-25-v6.12-r8169-add-tally-counter-fields-added-with-RTL8125.patch[2] generic/pending-6.6/684-gso-fix-gso-fraglist-segmentation-after-pull-from-fr.patch[3] lantiq/patches-6.6/0025-v6.12-net-ethernet-lantiq_etop-fix-memory-disclosure.patch[4] Manually rebased: bcm27xx/patches-6.6/950-0086-Main-bcm2708-bcm2709-linux-port.patch bcm27xx/patches-6.6/950-0998-i2c-designware-Add-support-for-bus-clear-feature.patch All other patches automatically rebased. 1. https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=v6.6.56&id=f02fcb7283b1c25f7e3ae07d7a2c830e06eb1a62 2. https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=v6.6.56&id=1c723d785adb711496bc64c24240f952f4faaabf 3. https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=v6.6.56&id=af3122f5fdc0d00581d6e598a668df6bf54c9daa 4. https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=v6.6.56&id=e66e38d07b31e177ca430758ed97fbc79f27d966 Build system: x86/64 Build-tested: x86/64/AMD Cezanne, flogic/xiaomi_redmi-router-ax6000-ubootmod, ramips/tplink_archer-a6-v3 Run-tested: x86/64/AMD Cezanne, flogic/xiaomi_redmi-router-ax6000-ubootmod, ramips/tplink_archer-a6-v3 Signed-off-by: John Audia <therealgraysky@proton.me> Link: https://github.com/openwrt/openwrt/pull/16655 Signed-off-by: Nick Hainke <vincent@systemli.org>
117 lines
2.9 KiB
Diff
117 lines
2.9 KiB
Diff
From d3cf2859a056273400fbdf9d389b75750ff6ca5e Mon Sep 17 00:00:00 2001
|
|
From: David Abdurachmanov <david.abdurachmanov@sifive.com>
|
|
Date: Fri, 14 May 2021 05:27:51 -0700
|
|
Subject: [PATCH 6/7] riscv: sifive: unleashed: define opp table (cpufreq)
|
|
|
|
Source: https://github.com/sifive/riscv-linux/commits/dev/paulw/cpufreq-dt-aloe-v5.3-rc4
|
|
|
|
Signed-off-by: David Abdurachmanov <david.abdurachmanov@sifive.com>
|
|
---
|
|
arch/riscv/Kconfig | 8 +++++
|
|
arch/riscv/boot/dts/sifive/fu540-c000.dtsi | 5 ++++
|
|
.../riscv/boot/dts/sifive/hifive-unleashed-a00.dts | 34 ++++++++++++++++++++++
|
|
3 files changed, 47 insertions(+)
|
|
|
|
--- a/arch/riscv/Kconfig
|
|
+++ b/arch/riscv/Kconfig
|
|
@@ -901,6 +901,14 @@ config PORTABLE
|
|
select MMU
|
|
select OF
|
|
|
|
+menu "CPU Power Management"
|
|
+
|
|
+source "drivers/cpuidle/Kconfig"
|
|
+
|
|
+source "drivers/cpufreq/Kconfig"
|
|
+
|
|
+endmenu
|
|
+
|
|
menu "Power management options"
|
|
|
|
source "kernel/power/Kconfig"
|
|
--- a/arch/riscv/boot/dts/sifive/fu540-c000.dtsi
|
|
+++ b/arch/riscv/boot/dts/sifive/fu540-c000.dtsi
|
|
@@ -30,6 +30,7 @@
|
|
i-cache-size = <16384>;
|
|
reg = <0>;
|
|
riscv,isa = "rv64imac";
|
|
+ clocks = <&prci FU540_PRCI_CLK_COREPLL>;
|
|
status = "disabled";
|
|
cpu0_intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
@@ -54,6 +55,7 @@
|
|
reg = <1>;
|
|
riscv,isa = "rv64imafdc";
|
|
tlb-split;
|
|
+ clocks = <&prci FU540_PRCI_CLK_COREPLL>;
|
|
next-level-cache = <&l2cache>;
|
|
cpu1_intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
@@ -78,6 +80,7 @@
|
|
reg = <2>;
|
|
riscv,isa = "rv64imafdc";
|
|
tlb-split;
|
|
+ clocks = <&prci FU540_PRCI_CLK_COREPLL>;
|
|
next-level-cache = <&l2cache>;
|
|
cpu2_intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
@@ -102,6 +105,7 @@
|
|
reg = <3>;
|
|
riscv,isa = "rv64imafdc";
|
|
tlb-split;
|
|
+ clocks = <&prci FU540_PRCI_CLK_COREPLL>;
|
|
next-level-cache = <&l2cache>;
|
|
cpu3_intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
@@ -126,6 +130,7 @@
|
|
reg = <4>;
|
|
riscv,isa = "rv64imafdc";
|
|
tlb-split;
|
|
+ clocks = <&prci FU540_PRCI_CLK_COREPLL>;
|
|
next-level-cache = <&l2cache>;
|
|
cpu4_intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
--- a/arch/riscv/boot/dts/sifive/hifive-unleashed-a00.dts
|
|
+++ b/arch/riscv/boot/dts/sifive/hifive-unleashed-a00.dts
|
|
@@ -80,6 +80,40 @@
|
|
label = "d4";
|
|
};
|
|
};
|
|
+
|
|
+ fu540_c000_opp_table: opp-table {
|
|
+ compatible = "operating-points-v2";
|
|
+ opp-shared;
|
|
+
|
|
+ opp-350000000 {
|
|
+ opp-hz = /bits/ 64 <350000000>;
|
|
+ };
|
|
+ opp-700000000 {
|
|
+ opp-hz = /bits/ 64 <700000000>;
|
|
+ };
|
|
+ opp-999999999 {
|
|
+ opp-hz = /bits/ 64 <999999999>;
|
|
+ };
|
|
+ opp-1400000000 {
|
|
+ opp-hz = /bits/ 64 <1400000000>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&cpu0 {
|
|
+ operating-points-v2 = <&fu540_c000_opp_table>;
|
|
+};
|
|
+&cpu1 {
|
|
+ operating-points-v2 = <&fu540_c000_opp_table>;
|
|
+};
|
|
+&cpu2 {
|
|
+ operating-points-v2 = <&fu540_c000_opp_table>;
|
|
+};
|
|
+&cpu3 {
|
|
+ operating-points-v2 = <&fu540_c000_opp_table>;
|
|
+};
|
|
+&cpu4 {
|
|
+ operating-points-v2 = <&fu540_c000_opp_table>;
|
|
};
|
|
|
|
&uart0 {
|