mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 17:18:59 +00:00
d780d530dd
Cudy assigns hardware versions to its devices on its website, and the Cudy TR1200 router is now Cudy TR1200 v1. OpenWrt currently uses both variants, and this commit removes inconsistencies using only the new name. Signed-off-by: Luis Mita <luis@luismita.com>
199 lines
3.3 KiB
Plaintext
199 lines
3.3 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "mt7628an.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/leds/common.h>
|
|
|
|
/ {
|
|
compatible = "cudy,tr1200-v1", "mediatek,mt7628an-soc";
|
|
model = "Cudy TR1200 v1";
|
|
|
|
aliases {
|
|
led-boot = &led_status;
|
|
led-running = &led_status;
|
|
led-failsafe = &led_status;
|
|
led-upgrade = &led_status;
|
|
label-mac-device = ðernet;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,115200";
|
|
};
|
|
|
|
gpio-keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
linux,code = <KEY_RESTART>;
|
|
gpios = <&gpio 11 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
mode {
|
|
label = "mode";
|
|
linux,input-type = <EV_SW>;
|
|
linux,code = <BTN_0>;
|
|
gpios = <&gpio 38 GPIO_ACTIVE_LOW>;
|
|
debounce-interval = <60>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led_status: led_0 {
|
|
function = LED_FUNCTION_POWER;
|
|
color = <LED_COLOR_ID_RED>;
|
|
gpios = <&gpio 44 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
led_1 {
|
|
function = LED_FUNCTION_STATUS;
|
|
color = <LED_COLOR_ID_WHITE>;
|
|
gpios = <&gpio 43 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
gpio_export {
|
|
compatible = "gpio-export";
|
|
|
|
usb {
|
|
gpio-export,name = "usb";
|
|
gpio-export,output = <1>;
|
|
gpios = <&gpio 4 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <40000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x0 0x30000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@30000 {
|
|
label = "u-boot-env";
|
|
reg = <0x30000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@40000 {
|
|
label = "factory";
|
|
reg = <0x40000 0x10000>;
|
|
read-only;
|
|
|
|
nvmem-layout {
|
|
compatible = "fixed-layout";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
eeprom_factory_0: eeprom@0 {
|
|
reg = <0x0 0x400>;
|
|
};
|
|
|
|
eeprom_factory_8000: eeprom@8000 {
|
|
reg = <0x8000 0x4da8>;
|
|
};
|
|
};
|
|
};
|
|
|
|
partition@50000 {
|
|
compatible = "denx,uimage";
|
|
label = "firmware";
|
|
reg = <0x50000 0xf80000>;
|
|
};
|
|
|
|
partition@fd0000 {
|
|
label = "debug";
|
|
reg = <0xfd0000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@fe0000 {
|
|
label = "backup";
|
|
reg = <0xfe000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@ff0000 {
|
|
label = "bdinfo";
|
|
reg = <0xff0000 0x10000>;
|
|
read-only;
|
|
|
|
nvmem-layout {
|
|
compatible = "fixed-layout";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
macaddr_bdinfo_de00: macaddr@de00 {
|
|
compatible = "mac-base";
|
|
reg = <0xde00 0x6>;
|
|
#nvmem-cell-cells = <1>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&state_default {
|
|
gpio {
|
|
groups = "i2c", "gpio", "wdt", "p0led_an", "wled_an";
|
|
function = "gpio";
|
|
};
|
|
};
|
|
|
|
&ehci {
|
|
status = "okay";
|
|
};
|
|
|
|
&ohci {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie0 {
|
|
wifi@0,0 {
|
|
compatible = "mediatek,mt76";
|
|
reg = <0x0000 0 0 0 0>;
|
|
nvmem-cells = <&eeprom_factory_8000>, <&macaddr_bdinfo_de00 2>;
|
|
nvmem-cell-names = "eeprom", "mac-address";
|
|
ieee80211-freq-limit = <5000000 6000000>;
|
|
};
|
|
};
|
|
|
|
&wmac {
|
|
status = "okay";
|
|
|
|
nvmem-cells = <&eeprom_factory_0>, <&macaddr_bdinfo_de00 0>;
|
|
nvmem-cell-names = "eeprom", "mac-address";
|
|
};
|
|
|
|
ðernet {
|
|
nvmem-cells = <&macaddr_bdinfo_de00 0>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
&esw {
|
|
mediatek,portmap = <0x3d>;
|
|
mediatek,portdisable = <0x3c>;
|
|
};
|