mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 22:23:27 +00:00
9ac80a47ea
Tested on Luxul XWR-3150 (boot, NAND, PCIe, switch, Ethernet). Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
110 lines
2.9 KiB
Diff
110 lines
2.9 KiB
Diff
From 8b0c59c622dc4dab970ec63264fb5b152944ac80 Mon Sep 17 00:00:00 2001
|
|
From: Arnd Bergmann <arnd@arndb.de>
|
|
Date: Thu, 23 Dec 2021 00:17:17 +0100
|
|
Subject: [PATCH] Revert "ARM: dts: BCM5301X: define RTL8365MB switch on Asus
|
|
RT-AC88U"
|
|
|
|
This reverts commit 3d2d52a0d1835b56f6bd67d268f6c39df0e41692, it caused
|
|
a build regression:
|
|
|
|
arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts:109.4-14: Warning (reg_format): /switch/ports:reg: property has invalid length (4 bytes) (#address-cells == 2, #size-cells == 1)
|
|
arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dtb: Warning (pci_device_reg): Failed prerequisite 'reg_format'
|
|
arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dtb: Warning (pci_device_bus_num): Failed prerequisite 'reg_format'
|
|
arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dtb: Warning (i2c_bus_reg): Failed prerequisite 'reg_format'
|
|
arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dtb: Warning (spi_bus_reg): Failed prerequisite 'reg_format'
|
|
arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts:106.9-149.5: Warning (avoid_default_addr_size): /switch/ports: Relying on default #address-cells value
|
|
arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts:106.9-149.5: Warning (avoid_default_addr_size): /switch/ports: Relying on default #size-cells value
|
|
|
|
Reported-by: Stephen Rothwell <sfr@canb.auug.org.au>
|
|
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
|
|
---
|
|
arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts | 77 --------------------
|
|
1 file changed, 77 deletions(-)
|
|
|
|
--- a/arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts
|
|
+++ b/arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts
|
|
@@ -93,83 +93,6 @@
|
|
gpios = <&chipcommon 4 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
-
|
|
- switch {
|
|
- compatible = "realtek,rtl8365mb";
|
|
- /* 7 = MDIO (has input reads), 6 = MDC (clock, output only) */
|
|
- mdc-gpios = <&chipcommon 6 GPIO_ACTIVE_HIGH>;
|
|
- mdio-gpios = <&chipcommon 7 GPIO_ACTIVE_HIGH>;
|
|
- reset-gpios = <&chipcommon 10 GPIO_ACTIVE_LOW>;
|
|
- realtek,disable-leds;
|
|
- dsa,member = <1 0>;
|
|
-
|
|
- ports {
|
|
- #address-cells = <1>;
|
|
- #size-cells = <0>;
|
|
- reg = <0>;
|
|
-
|
|
- port@0 {
|
|
- reg = <0>;
|
|
- label = "lan5";
|
|
- phy-handle = <ðphy0>;
|
|
- };
|
|
-
|
|
- port@1 {
|
|
- reg = <1>;
|
|
- label = "lan6";
|
|
- phy-handle = <ðphy1>;
|
|
- };
|
|
-
|
|
- port@2 {
|
|
- reg = <2>;
|
|
- label = "lan7";
|
|
- phy-handle = <ðphy2>;
|
|
- };
|
|
-
|
|
- port@3 {
|
|
- reg = <3>;
|
|
- label = "lan8";
|
|
- phy-handle = <ðphy3>;
|
|
- };
|
|
-
|
|
- port@6 {
|
|
- reg = <6>;
|
|
- label = "cpu";
|
|
- ethernet = <&sw0_p5>;
|
|
- phy-mode = "rgmii";
|
|
- tx-internal-delay-ps = <2000>;
|
|
- rx-internal-delay-ps = <2100>;
|
|
-
|
|
- fixed-link {
|
|
- speed = <1000>;
|
|
- full-duplex;
|
|
- pause;
|
|
- };
|
|
- };
|
|
- };
|
|
-
|
|
- mdio {
|
|
- compatible = "realtek,smi-mdio";
|
|
- #address-cells = <1>;
|
|
- #size-cells = <0>;
|
|
-
|
|
- ethphy0: ethernet-phy@0 {
|
|
- reg = <0>;
|
|
- };
|
|
-
|
|
- ethphy1: ethernet-phy@1 {
|
|
- reg = <1>;
|
|
- };
|
|
-
|
|
- ethphy2: ethernet-phy@2 {
|
|
- reg = <2>;
|
|
- };
|
|
-
|
|
- ethphy3: ethernet-phy@3 {
|
|
- reg = <3>;
|
|
- };
|
|
- };
|
|
- };
|
|
};
|
|
|
|
&srab {
|