mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-24 15:56:49 +00:00
863e79f8d5
The following patches were dropped because they are already applied upstream: 0012-pinctrl-lantiq-fix-up-pinmux.patch 0013-MTD-lantiq-xway-fix-invalid-operator.patch 0014-MTD-lantiq-xway-the-latched-command-should-be-persis.patch 0015-MTD-lantiq-xway-remove-endless-loop.patch 0016-MTD-lantiq-xway-add-missing-write_buf-and-read_buf-t.patch 0017-MTD-xway-fix-nand-locking.patch 0044-pinctrl-lantiq-introduce-new-dedicated-devicetree-bi.patch 0045-pinctrl-lantiq-Fix-GPIO-Setup-of-GPIO-Port3.patch 0046-pinctrl-lantiq-2-pins-have-the-wrong-mux-list.patch 0047-irq-fixes.patch 0047-mtd-plat-nand-pass-of-node.patch 0060-usb-dwc2-Add-support-for-Lantiq-ARX-and-XRX-SoCs.patch 0120-MIPS-lantiq-add-support-for-device-tree-file-from-bo.patch 0121-MIPS-lantiq-make-it-possible-to-build-in-no-device-t.patch 122-MIPS-store-the-appended-dtb-address-in-a-variable.patch The PHY driver was reduced to the code adding the LED configuration, the rest is already upstream: 0023-NET-PHY-adds-driver-for-lantiq-PHY11G.patch The SPI driver was replaced with the version pending for upstream inclusion: New driver: 0090-spi-add-transfer_status-callback.patch 0091-spi-lantiq-ssc-add-support-for-Lantiq-SSC-SPI-controller.patch Old driver: 0100-spi-add-support-for-Lantiq-SPI-controller.patch Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
261 lines
5.3 KiB
Plaintext
261 lines
5.3 KiB
Plaintext
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
/ {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "lantiq,xway", "lantiq,vr9";
|
|
|
|
aliases {
|
|
serial0 = &asc1;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
cpus {
|
|
cpu@0 {
|
|
compatible = "mips,mips34Kc";
|
|
};
|
|
};
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
};
|
|
|
|
cputemp@0 {
|
|
compatible = "lantiq,cputemp";
|
|
};
|
|
|
|
biu@1F800000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "lantiq,biu", "simple-bus";
|
|
reg = <0x1F800000 0x800000>;
|
|
ranges = <0x0 0x1F800000 0x7FFFFF>;
|
|
|
|
icu0: icu@80200 {
|
|
#interrupt-cells = <1>;
|
|
interrupt-controller;
|
|
compatible = "lantiq,icu";
|
|
reg = <0x80200 0x28
|
|
0x80228 0x28
|
|
0x80250 0x28
|
|
0x80278 0x28
|
|
0x802a0 0x28>;
|
|
};
|
|
|
|
watchdog@803F0 {
|
|
compatible = "lantiq,wdt";
|
|
reg = <0x803F0 0x10>;
|
|
};
|
|
};
|
|
|
|
sram@1F000000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "lantiq,sram", "simple-bus";
|
|
reg = <0x1F000000 0x800000>;
|
|
ranges = <0x0 0x1F000000 0x7FFFFF>;
|
|
|
|
eiu0: eiu@101000 {
|
|
#interrupt-cells = <1>;
|
|
interrupt-controller;
|
|
compatible = "lantiq,eiu-xway";
|
|
reg = <0x101000 0x1000>;
|
|
interrupt-parent = <&icu0>;
|
|
lantiq,eiu-irqs = <166 135 66 40 41 42>;
|
|
};
|
|
|
|
pmu0: pmu@102000 {
|
|
compatible = "lantiq,pmu-xway";
|
|
reg = <0x102000 0x1000>;
|
|
};
|
|
|
|
cgu0: cgu@103000 {
|
|
compatible = "lantiq,cgu-xway";
|
|
reg = <0x103000 0x1000>;
|
|
};
|
|
|
|
dcdc@106a00 {
|
|
compatible = "lantiq,dcdc-xrx200";
|
|
reg = <0x106a00 0x200>;
|
|
};
|
|
|
|
vmmc@107000 {
|
|
status = "disabled";
|
|
compatible = "lantiq,vmmc-xway";
|
|
reg = <0x103000 0x400>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <150 151 152 153 154 155>;
|
|
};
|
|
|
|
rcu0: rcu@203000 {
|
|
compatible = "lantiq,rcu-xrx200";
|
|
reg = <0x203000 0x1000>;
|
|
/* irq for thermal sensor */
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <115>;
|
|
};
|
|
|
|
xbar0: xbar@400000 {
|
|
compatible = "lantiq,xbar-xway";
|
|
reg = <0x400000 0x1000>;
|
|
};
|
|
};
|
|
|
|
fpi@10000000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "lantiq,fpi", "simple-bus";
|
|
ranges = <0x0 0x10000000 0xEEFFFFF>;
|
|
reg = <0x10000000 0xEF00000>;
|
|
|
|
localbus@0 {
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0 0x0 0x3ffffff /* addrsel0 */
|
|
1 0 0x4000000 0x4000010>; /* addsel1 */
|
|
compatible = "lantiq,localbus", "simple-bus";
|
|
};
|
|
|
|
gptu@E100A00 {
|
|
compatible = "lantiq,gptu-xway";
|
|
reg = <0xE100A00 0x100>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <126 127 128 129 130 131>;
|
|
};
|
|
|
|
asc0: serial@E100400 {
|
|
compatible = "lantiq,asc";
|
|
reg = <0xE100400 0x400>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <104 105 106>;
|
|
status = "disabled";
|
|
};
|
|
|
|
spi: spi@E100800 {
|
|
compatible = "lantiq,xrx200-spi", "lantiq,xrx100-spi";
|
|
reg = <0xE100800 0x100>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <22 23 24>;
|
|
interrupt-names = "spi_rx", "spi_tx", "spi_err",
|
|
"spi_frm";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio: pinmux@E100B10 {
|
|
compatible = "lantiq,xrx200-pinctrl";
|
|
#gpio-cells = <2>;
|
|
gpio-controller;
|
|
reg = <0xE100B10 0xA0>;
|
|
};
|
|
|
|
asc1: serial@E100C00 {
|
|
compatible = "lantiq,asc";
|
|
reg = <0xE100C00 0x400>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <112 113 114>;
|
|
};
|
|
|
|
deu@E103100 {
|
|
compatible = "lantiq,deu-xrx200";
|
|
reg = <0xE103100 0xf00>;
|
|
};
|
|
|
|
dma0: dma@E104100 {
|
|
compatible = "lantiq,dma-xway";
|
|
reg = <0xE104100 0x800>;
|
|
};
|
|
|
|
ebu0: ebu@E105300 {
|
|
compatible = "lantiq,ebu-xway";
|
|
reg = <0xE105300 0x100>;
|
|
};
|
|
|
|
ifxhcd@E101000 {
|
|
status = "disabled";
|
|
compatible = "lantiq,xrx200-usb", "lantiq,ifxhcd-xrx200";
|
|
reg = <0xE101000 0x1000
|
|
0xE120000 0x3f000>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <62 91>;
|
|
dr_mode = "host";
|
|
};
|
|
|
|
ifxhcd@E106000 {
|
|
status = "disabled";
|
|
compatible = "lantiq,xrx200-usb";
|
|
reg = <0xE106000 0x1000>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <91>;
|
|
dr_mode = "host";
|
|
};
|
|
|
|
eth0: eth@E108000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "lantiq,xrx200-net";
|
|
reg = < 0xE108000 0x3000 /* switch */
|
|
0xE10B100 0x70 /* mdio */
|
|
0xE10B1D8 0x30 /* mii */
|
|
0xE10B308 0x30 /* pmac */
|
|
>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <75 73 72>;
|
|
};
|
|
|
|
mei@E116000 {
|
|
compatible = "lantiq,mei-xrx200";
|
|
reg = <0xE116000 0x9c>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <63>;
|
|
};
|
|
|
|
ppe@E234000 {
|
|
compatible = "lantiq,ppe-xrx200";
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <96>;
|
|
};
|
|
|
|
pcie0: pcie@d900000 {
|
|
compatible = "lantiq,pcie-xrx200";
|
|
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <161 144>;
|
|
|
|
device_type = "pci";
|
|
|
|
gpio-reset = <&gpio 38 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
pci0: pci@E105400 {
|
|
status = "disabled";
|
|
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
compatible = "lantiq,pci-xway";
|
|
bus-range = <0x0 0x0>;
|
|
ranges = <0x2000000 0 0x8000000 0x8000000 0 0x2000000 /* pci memory */
|
|
0x1000000 0 0x00000000 0xAE00000 0 0x200000>; /* io space */
|
|
reg = <0x7000000 0x8000 /* config space */
|
|
0xE105400 0x400>; /* pci bridge */
|
|
lantiq,bus-clock = <33333333>;
|
|
interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
|
|
interrupt-map = <0x7000 0 0 1 &icu0 30 1>; /* slot 14, irq 30 */
|
|
req-mask = <0x1>; /* GNT1 */
|
|
};
|
|
};
|
|
|
|
vdsl {
|
|
compatible = "lantiq,vdsl-vrx200";
|
|
};
|
|
};
|