mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-23 15:32:33 +00:00
70 lines
2.3 KiB
Diff
70 lines
2.3 KiB
Diff
From c8fd103d6c07af5db47f061b70759b7c69169656 Mon Sep 17 00:00:00 2001
|
|
From: John Crispin <blogic@openwrt.org>
|
|
Date: Thu, 31 Mar 2016 06:46:51 +0200
|
|
Subject: [PATCH 053/102] clk: mediatek: enable critical clocks
|
|
|
|
Signed-off-by: John Crispin <blogic@openwrt.org>
|
|
---
|
|
drivers/clk/mediatek/clk-mt2701.c | 22 ++++++++++++++++++++--
|
|
1 file changed, 20 insertions(+), 2 deletions(-)
|
|
|
|
--- a/drivers/clk/mediatek/clk-mt2701.c
|
|
+++ b/drivers/clk/mediatek/clk-mt2701.c
|
|
@@ -573,6 +573,20 @@ static const struct mtk_gate top_clks[]
|
|
GATE_TOP_AUD(CLK_TOP_AUD_I2S6_MCLK, "aud_i2s6_mclk", "aud_k6_src_div", 28),
|
|
};
|
|
|
|
+static struct clk_onecell_data *mt7623_top_clk_data __initdata;
|
|
+static struct clk_onecell_data *mt7623_pll_clk_data __initdata;
|
|
+
|
|
+static void __init mtk_clk_enable_critical(void)
|
|
+{
|
|
+ if (!mt7623_top_clk_data || !mt7623_pll_clk_data)
|
|
+ return;
|
|
+
|
|
+ clk_prepare_enable(mt7623_pll_clk_data->clks[CLK_APMIXED_ARMPLL]);
|
|
+ clk_prepare_enable(mt7623_top_clk_data->clks[CLK_TOP_MEM_SEL]);
|
|
+ clk_prepare_enable(mt7623_top_clk_data->clks[CLK_TOP_DDRPHYCFG_SEL]);
|
|
+ clk_prepare_enable(mt7623_top_clk_data->clks[CLK_TOP_RTC_SEL]);
|
|
+}
|
|
+
|
|
static void __init mtk_topckgen_init(struct device_node *node)
|
|
{
|
|
struct clk_onecell_data *clk_data;
|
|
@@ -585,7 +599,7 @@ static void __init mtk_topckgen_init(str
|
|
return;
|
|
}
|
|
|
|
- clk_data = mtk_alloc_clk_data(CLK_TOP_NR);
|
|
+ mt7623_top_clk_data = clk_data = mtk_alloc_clk_data(CLK_TOP_NR);
|
|
|
|
mtk_clk_register_fixed_clks(top_fixed_clks, ARRAY_SIZE(top_fixed_clks),
|
|
clk_data);
|
|
@@ -606,6 +620,8 @@ static void __init mtk_topckgen_init(str
|
|
if (r)
|
|
pr_err("%s(): could not register clock provider: %d\n",
|
|
__func__, r);
|
|
+
|
|
+ mtk_clk_enable_critical();
|
|
}
|
|
CLK_OF_DECLARE(mtk_topckgen, "mediatek,mt2701-topckgen", mtk_topckgen_init);
|
|
|
|
@@ -1202,7 +1218,7 @@ static void __init mtk_apmixedsys_init(s
|
|
struct clk_onecell_data *clk_data;
|
|
int r;
|
|
|
|
- clk_data = mtk_alloc_clk_data(ARRAY_SIZE(apmixed_plls));
|
|
+ mt7623_pll_clk_data = clk_data = mtk_alloc_clk_data(ARRAY_SIZE(apmixed_plls));
|
|
if (!clk_data)
|
|
return;
|
|
|
|
@@ -1213,6 +1229,8 @@ static void __init mtk_apmixedsys_init(s
|
|
if (r)
|
|
pr_err("%s(): could not register clock provider: %d\n",
|
|
__func__, r);
|
|
+
|
|
+ mtk_clk_enable_critical();
|
|
}
|
|
CLK_OF_DECLARE(mtk_apmixedsys, "mediatek,mt2701-apmixedsys",
|
|
mtk_apmixedsys_init);
|