mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-24 15:56:49 +00:00
99545b4bb1
This target adds support for the Allwinner D1 RISC-V based SoCs.
- RISC-V single-core T-Head C906 (RV64GCV)
- Tensilica HiFi4 DSP
- DDR2/DDR3 support
- 10/100/1000M ethernet
- usual peripherals like USB2, SPI, I2C, PWM, etc.
Four boards are supported:
- Dongshan Nezha STU
- 512Mb RAM
- ethernet
- LicheePi RV Dock
- 512Mb RAM
- wireless-only (RTL8723DS)
- MangoPi MQ-Pro
- 512Mb RAM
- there are pads available for an SPI flash
- wireless-only (RTL8723DS)
- Nezha D1
- 512Mb/1Gb/2Gb RAM
- 256Mb NAND flash
- ethernet, wireless
Installation:
Standard SD-card installation via dd-ing the generated image to
an SD-card of at least 256Mb.
Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
83 lines
2.1 KiB
Diff
83 lines
2.1 KiB
Diff
From 4c72279c90469971ca5ec627a76e50bf51bf076f Mon Sep 17 00:00:00 2001
|
|
From: Samuel Holland <samuel@sholland.org>
|
|
Date: Sun, 7 Aug 2022 10:59:29 -0500
|
|
Subject: [PATCH 090/117] riscv: dts: allwinner: d1: Add DSI pipeline
|
|
|
|
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
|
---
|
|
arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi | 49 ++++++++++++++++++++
|
|
1 file changed, 49 insertions(+)
|
|
|
|
--- a/arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi
|
|
+++ b/arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi
|
|
@@ -124,6 +124,14 @@
|
|
#interrupt-cells = <3>;
|
|
|
|
/omit-if-no-ref/
|
|
+ dsi_4lane_pins: dsi-4lane-pins {
|
|
+ pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5",
|
|
+ "PD6", "PD7", "PD8", "PD9";
|
|
+ drive-strength = <30>;
|
|
+ function = "dsi";
|
|
+ };
|
|
+
|
|
+ /omit-if-no-ref/
|
|
i2c0_pb10_pins: i2c0-pb10-pins {
|
|
pins = "PB10", "PB11";
|
|
function = "i2c0";
|
|
@@ -903,6 +911,40 @@
|
|
};
|
|
};
|
|
|
|
+ dsi: dsi@5450000 {
|
|
+ compatible = "allwinner,sun20i-d1-mipi-dsi",
|
|
+ "allwinner,sun50i-a100-mipi-dsi";
|
|
+ reg = <0x5450000 0x1000>;
|
|
+ interrupts = <108 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&ccu CLK_BUS_MIPI_DSI>,
|
|
+ <&tcon_top CLK_TCON_TOP_DSI>;
|
|
+ clock-names = "bus", "mod";
|
|
+ resets = <&ccu RST_BUS_MIPI_DSI>;
|
|
+ phys = <&dphy>;
|
|
+ phy-names = "dphy";
|
|
+ status = "disabled";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ port {
|
|
+ dsi_in_tcon_lcd0: endpoint {
|
|
+ remote-endpoint = <&tcon_lcd0_out_dsi>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+
|
|
+ dphy: phy@5451000 {
|
|
+ compatible = "allwinner,sun20i-d1-mipi-dphy",
|
|
+ "allwinner,sun50i-a100-mipi-dphy";
|
|
+ reg = <0x5451000 0x1000>;
|
|
+ interrupts = <108 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&ccu CLK_BUS_MIPI_DSI>,
|
|
+ <&ccu CLK_MIPI_DSI>;
|
|
+ clock-names = "bus", "mod";
|
|
+ resets = <&ccu RST_BUS_MIPI_DSI>;
|
|
+ #phy-cells = <0>;
|
|
+ };
|
|
+
|
|
tcon_top: tcon-top@5460000 {
|
|
compatible = "allwinner,sun20i-d1-tcon-top";
|
|
reg = <0x5460000 0x1000>;
|
|
@@ -1022,6 +1064,13 @@
|
|
|
|
tcon_lcd0_out: port@1 {
|
|
reg = <1>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ tcon_lcd0_out_dsi: endpoint@1 {
|
|
+ reg = <1>;
|
|
+ remote-endpoint = <&dsi_in_tcon_lcd0>;
|
|
+ };
|
|
};
|
|
};
|
|
};
|