mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 01:28:59 +00:00
14940aee45
Removed upstreamed: target/linux/mvebu/patches-5.4/001-PCI-aardvark-Wait-for-endpoint-to-be-ready-before-tr.patch target/linux/mvebu/patches-5.4/016-PCI-aardvark-Train-link-immediately-after-enabling-t.patch target/linux/mvebu/patches-5.4/017-PCI-aardvark-Improve-link-training.patch target/linux/mvebu/patches-5.4/018-PCI-aardvark-Issue-PERST-via-GPIO.patch target/linux/mvebu/patches-5.4/020-arm64-dts-marvell-armada-37xx-Set-pcie_reset_pin-to-.patch The following patch does not apply to upstream any more and needs some more work to make it work fully again. I am not sure if we are still able to set the UART to a none standard baud rate. target/linux/ath79/patches-5.4/921-serial-core-add-support-for-boot-console-with-arbitr.patch These patches needed manually changes: target/linux/generic/pending-5.4/110-ehci_hcd_ignore_oc.patch target/linux/ipq806x/patches-5.4/0065-arm-override-compiler-flags.patch target/linux/layerscape/patches-5.4/804-crypto-0016-MLKU-114-1-crypto-caam-reduce-page-0-regs-access-to-.patch target/linux/mvebu/patches-5.4/019-PCI-aardvark-Add-PHY-support.patch target/linux/octeontx/patches-5.4/0004-PCI-add-quirk-for-Gateworks-PLX-PEX860x-switch-with-.patch All others updated automatically. Compile-tested on: malta/le, armvirt/64, lantiq/xrx200 Runtime-tested on: malta/le, armvirt/64, lantiq/xrx200 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
40 lines
1.3 KiB
Diff
40 lines
1.3 KiB
Diff
From 714e8c634821b340c191a157e8c4e0b1afd53dfc Mon Sep 17 00:00:00 2001
|
|
From: Alex Marginean <alexandru.marginean@nxp.com>
|
|
Date: Wed, 8 Jan 2020 15:21:53 +0200
|
|
Subject: [PATCH] drivers: net: mscc_ocelot: don't flood unicast traffic to cpu
|
|
|
|
Switch cpu port doesn't learn MAC addresses and the local bridge dev_addr
|
|
must be explicitly added to the bridge.
|
|
This is done whenever a port is added to a bridge, ports following the
|
|
1st one will just overwrite the same entry.
|
|
|
|
Signed-off-by: Alex Marginean <alexandru.marginean@nxp.com>
|
|
---
|
|
drivers/net/ethernet/mscc/ocelot.c | 8 ++++++++
|
|
1 file changed, 8 insertions(+)
|
|
|
|
--- a/drivers/net/ethernet/mscc/ocelot.c
|
|
+++ b/drivers/net/ethernet/mscc/ocelot.c
|
|
@@ -1677,6 +1677,8 @@ static int ocelot_port_obj_del(struct ne
|
|
int ocelot_port_bridge_join(struct ocelot *ocelot, int port,
|
|
struct net_device *bridge)
|
|
{
|
|
+ struct ocelot_port *ocelot_port = ocelot->ports[port];
|
|
+
|
|
if (!ocelot->bridge_mask) {
|
|
ocelot->hw_bridge_dev = bridge;
|
|
} else {
|
|
@@ -1688,6 +1690,12 @@ int ocelot_port_bridge_join(struct ocelo
|
|
|
|
ocelot->bridge_mask |= BIT(port);
|
|
|
|
+ /* Direct CPU traffic to PCU port, this should override any existing
|
|
+ * entries
|
|
+ */
|
|
+ ocelot_mact_learn(ocelot, PGID_CPU, bridge->dev_addr, ocelot_port->pvid,
|
|
+ ENTRYTYPE_LOCKED);
|
|
+
|
|
return 0;
|
|
}
|
|
EXPORT_SYMBOL(ocelot_port_bridge_join);
|