mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 14:13:16 +00:00
f53fa2a0cb
This patch converts MT761{0,2,3} PCIe WiFi calibration data to NVMEM
format for legacy Ralink SoCs (MT7620 and Mt7628). The EEPROM size of
the MT7610 and MT7612 is 0x200. there are only three devices uses
MT7613 NIC, ASUS RT-AC1200 V2, COMFAST CF-WR758AC V2 and Keenetic
KN-1613. The EEPROM size of them is 0x4da8.
Signed-off-by: Shiji Yang <yangshiji66@qq.com>
76 lines
1.3 KiB
Plaintext
76 lines
1.3 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "mt7628an_xiaomi_mi-router-4.dtsi"
|
|
|
|
/ {
|
|
compatible = "xiaomi,mi-router-4a-100m-intl", "mediatek,mt7628an-soc";
|
|
model = "Xiaomi Mi Router 4A (100M International Edition)";
|
|
|
|
aliases {
|
|
led-boot = &led_power_yellow;
|
|
led-failsafe = &led_power_yellow;
|
|
led-running = &led_power_blue;
|
|
led-upgrade = &led_power_yellow;
|
|
label-mac-device = ðernet;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led_power_blue: power_blue {
|
|
label = "blue:power";
|
|
gpios = <&gpio 11 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
led_power_yellow: power_yellow {
|
|
label = "yellow:power";
|
|
gpios = <&gpio 44 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wan {
|
|
label = "blue:wan";
|
|
gpios = <&gpio 37 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
};
|
|
|
|
&partitions {
|
|
partition@60000 {
|
|
label = "overlay";
|
|
reg = <0x60000 0x200000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@260000 {
|
|
label = "firmware";
|
|
reg = <0x260000 0xda0000>;
|
|
compatible = "denx,uimage";
|
|
};
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie0 {
|
|
wifi@0,0 {
|
|
compatible = "mediatek,mt76";
|
|
reg = <0x0000 0 0 0 0>;
|
|
nvmem-cells = <&eeprom_factory_8000>;
|
|
nvmem-cell-names = "eeprom";
|
|
ieee80211-freq-limit = <5000000 6000000>;
|
|
};
|
|
};
|
|
|
|
ðernet {
|
|
nvmem-cells = <&macaddr_factory_4>;
|
|
nvmem-cell-names = "mac-address";
|
|
mac-address-increment = <(-1)>;
|
|
};
|
|
|
|
&esw {
|
|
mediatek,portmap = <0x3e>;
|
|
mediatek,portdisable = <0x2a>;
|
|
};
|