mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-24 07:46:48 +00:00
d49920e450
It has been shown that the Fritz boxes have the correct mac address set in the wireless calibration data/eeeprom. Use this mac address as base for the ethernet and xdsl interface increment/decrement the address to match the values stored in the tffs. Signed-off-by: Mathias Kresin <dev@kresin.me>
288 lines
5.5 KiB
Plaintext
288 lines
5.5 KiB
Plaintext
/dts-v1/;
|
|
|
|
#include "vr9.dtsi"
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
model = "FRITZ3370 - Fritz!Box WLAN 3370";
|
|
|
|
chosen {
|
|
bootargs = "console=ttyLTQ0,115200 ubi.mtd=1,512 root=/dev/mtdblock9";
|
|
};
|
|
|
|
aliases {
|
|
led-boot = &power_green;
|
|
led-failsafe = &power_red;
|
|
led-running = &power_green;
|
|
|
|
led-dsl = &dsl;
|
|
led-internet = &info_green;
|
|
led-wifi = &wifi;
|
|
};
|
|
|
|
memory@0 {
|
|
reg = <0x0 0x8000000>;
|
|
};
|
|
|
|
fpi@10000000 {
|
|
localbus@0 {
|
|
nand-parts@0 {
|
|
compatible = "gen_nand", "lantiq,nand-xway";
|
|
bank-width = <2>;
|
|
reg = <1 0x0 0x2000000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "kernel";
|
|
reg = <0x0 0x400000>;
|
|
};
|
|
|
|
partition@400000 {
|
|
label = "rootfs_ubi";
|
|
reg = <0x400000 0x3000000>;
|
|
};
|
|
|
|
partition@3400000 {
|
|
label = "vr9_firmware";
|
|
reg = <0x3400000 0x400000>;
|
|
};
|
|
partition@3800000 {
|
|
label = "reserved";
|
|
reg = <0x3800000 0x3000000>;
|
|
};
|
|
partition@6800000 {
|
|
label = "config";
|
|
reg = <0x6800000 0x200000>;
|
|
};
|
|
partition@6a00000 {
|
|
label = "nand-filesystem";
|
|
reg = <0x6a00000 0x1600000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
gpio: pinmux@E100B10 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&state_default>;
|
|
|
|
state_default: pinmux {
|
|
mdio {
|
|
lantiq,groups = "mdio";
|
|
lantiq,function = "mdio";
|
|
};
|
|
nand {
|
|
lantiq,groups = "nand cle", "nand ale",
|
|
"nand rd", "nand cs1", "nand rdy";
|
|
lantiq,function = "ebu";
|
|
lantiq,pull = <1>;
|
|
};
|
|
phy-rst {
|
|
lantiq,pins = "io37", "io44";
|
|
lantiq,pull = <0>;
|
|
lantiq,open-drain = <0>;
|
|
lantiq,output = <1>;
|
|
};
|
|
pcie-rst {
|
|
lantiq,pins = "io38";
|
|
lantiq,pull = <0>;
|
|
lantiq,output = <1>;
|
|
};
|
|
};
|
|
pins_spi_default: pins_spi_default {
|
|
spi_in {
|
|
lantiq,groups = "spi_di";
|
|
lantiq,function = "spi";
|
|
};
|
|
spi_out {
|
|
lantiq,groups = "spi_do", "spi_clk",
|
|
"spi_cs4";
|
|
lantiq,function = "spi";
|
|
lantiq,output = <1>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ifxhcd@E101000 {
|
|
status = "okay";
|
|
gpios = <&gpio 5 GPIO_ACTIVE_HIGH
|
|
&gpio 14 GPIO_ACTIVE_HIGH>;
|
|
lantiq,portmask = <0x3>;
|
|
};
|
|
};
|
|
|
|
gphy-xrx200 {
|
|
compatible = "lantiq,phy-xrx200";
|
|
firmware = "lantiq/vr9_phy11g_a1x.bin";
|
|
phys = [ 00 01 ];
|
|
};
|
|
|
|
gpio-keys-polled {
|
|
compatible = "gpio-keys-polled";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
poll-interval = <100>;
|
|
power {
|
|
label = "power";
|
|
gpios = <&gpio 1 GPIO_ACTIVE_HIGH>;
|
|
linux,code = <KEY_POWER>;
|
|
};
|
|
/* wifi {
|
|
label = "wifi";
|
|
gpios = <&gpio 29 GPIO_ACTIVE_HIGH>;
|
|
linux,code = <BTN_1>;
|
|
};*/
|
|
};
|
|
|
|
gpio-leds {
|
|
compatible = "gpio-leds";
|
|
|
|
power_green: power {
|
|
label = "fritz3370:green:power";
|
|
gpios = <&gpio 32 GPIO_ACTIVE_LOW>;
|
|
default-state = "keep";
|
|
};
|
|
power_red: power2 {
|
|
label = "fritz3370:red:power";
|
|
gpios = <&gpio 33 GPIO_ACTIVE_LOW>;
|
|
};
|
|
info_red {
|
|
label = "fritz3370:red:info";
|
|
gpios = <&gpio 34 GPIO_ACTIVE_LOW>;
|
|
};
|
|
wifi: wifi {
|
|
label = "fritz3370:green:wlan";
|
|
gpios = <&gpio 35 GPIO_ACTIVE_LOW>;
|
|
};
|
|
dsl: dsl {
|
|
label = "fritz3370:green:dsl";
|
|
gpios = <&gpio 36 GPIO_ACTIVE_LOW>;
|
|
};
|
|
lan {
|
|
label = "fritz3370:green:lan";
|
|
gpios = <&gpio 38 GPIO_ACTIVE_LOW>;
|
|
};
|
|
info_green: info_green {
|
|
label = "fritz3370:green:info";
|
|
gpios = <&gpio 47 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pins_spi_default>;
|
|
|
|
status = "ok";
|
|
|
|
m25p80@4 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "jedec,spi-nor";
|
|
reg = <4 0>;
|
|
spi-max-frequency = <1000000>;
|
|
|
|
urlader: partition@0 {
|
|
reg = <0x0 0x20000>;
|
|
label = "urlader";
|
|
read-only;
|
|
};
|
|
|
|
partition@20000 {
|
|
reg = <0x20000 0x10000>;
|
|
label = "tffs (1)";
|
|
read-only;
|
|
};
|
|
|
|
partition@30000 {
|
|
reg = <0x30000 0x10000>;
|
|
label = "tffs (2)";
|
|
read-only;
|
|
};
|
|
};
|
|
};
|
|
|
|
ð0 {
|
|
lan: interface@0 {
|
|
compatible = "lantiq,xrx200-pdi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0>;
|
|
mtd-mac-address = <&urlader 0x987>;
|
|
mtd-mac-address-increment = <(-2)>;
|
|
lantiq,switch;
|
|
|
|
ethernet@0 {
|
|
compatible = "lantiq,xrx200-pdi-port";
|
|
reg = <0>;
|
|
phy-mode = "rgmii";
|
|
phy-handle = <&phy0>;
|
|
gpios = <&gpio 37 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
ethernet@1 {
|
|
compatible = "lantiq,xrx200-pdi-port";
|
|
reg = <1>;
|
|
phy-mode = "rgmii";
|
|
phy-handle = <&phy1>;
|
|
gpios = <&gpio 44 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
ethernet@2 {
|
|
compatible = "lantiq,xrx200-pdi-port";
|
|
reg = <2>;
|
|
phy-mode = "gmii";
|
|
phy-handle = <&phy11>;
|
|
};
|
|
ethernet@3 {
|
|
compatible = "lantiq,xrx200-pdi-port";
|
|
reg = <4>;
|
|
phy-mode = "gmii";
|
|
phy-handle = <&phy13>;
|
|
};
|
|
};
|
|
|
|
mdio@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "lantiq,xrx200-mdio";
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0x0>;
|
|
compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
|
|
};
|
|
phy1: ethernet-phy@1 {
|
|
reg = <0x1>;
|
|
compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
|
|
};
|
|
phy11: ethernet-phy@11 {
|
|
reg = <0x11>;
|
|
compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
|
|
};
|
|
phy13: ethernet-phy@13 {
|
|
reg = <0x13>;
|
|
compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
|
|
};
|
|
};
|
|
};
|
|
|
|
&pcie0 {
|
|
pcie@0 {
|
|
reg = <0 0 0 0 0>;
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
device_type = "pci";
|
|
|
|
wifi@0,0 {
|
|
compatible = "pci0,0";
|
|
reg = <0 0 0 0 0>;
|
|
qca,no-eeprom; /* load from ath9k-eeprom-pci-0000:01:00.0.bin */
|
|
};
|
|
};
|
|
};
|