mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-24 15:56:49 +00:00
ba6096d04b
OpenWRT's developer guide prefers having actual patches so they an be sent upstream more easily. However, in this case, Adding proper fields also allows for `git am` to properly function. Some of these patches are quite old, and lack much traceable history. This commit tries to rectify that, by digging in the history to find where and how it was first added. It is by no means perfect and also shows some patches that should have been long gone. Signed-off-by: Olliver Schinagl <oliver@schinagl.nl>
31 lines
1.2 KiB
Diff
31 lines
1.2 KiB
Diff
From: David Bauer <mail@david-bauer.net>
|
|
Subject: [PATCH] ath79: force SGMII SerDes mode to MAC operation
|
|
|
|
The mode on the SGMII SerDes on the QCA9563 is 1000 Base-X by default.
|
|
This only allows for 1000 Mbit/s links, however when used with an SGMII
|
|
PHY in 100 Mbit/s link mode, the link remains dead.
|
|
|
|
This strictly has nothing to do with the SerDes calibration, however it
|
|
is done at the same point in the QCA reference U-Boot which is the
|
|
blueprint for everything happening here. As the current state is more or
|
|
less a hack, this should be fine.
|
|
|
|
This fixes the issues outlined above on a TP-Link EAP-225 Outdoor.
|
|
|
|
Reported-by: Tom Herbers <freifunk@tomherbers.de>
|
|
Tested-by: Tom Herbers <freifunk@tomherbers.de>
|
|
Submitted-by: David Bauer <mail@david-bauer.net>
|
|
---
|
|
arch/mips/include/asm/mach-ath79/ar71xx_regs.h | 1 +
|
|
1 files changed, 1 insertion(+)
|
|
|
|
--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
|
|
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
|
|
@@ -1376,5 +1376,6 @@
|
|
|
|
#define QCA956X_SGMII_CONFIG_MODE_CTRL_SHIFT 0
|
|
#define QCA956X_SGMII_CONFIG_MODE_CTRL_MASK 0x7
|
|
+#define QCA956X_SGMII_CONFIG_MODE_CTRL_SGMII_MAC 0x2
|
|
|
|
#endif /* __ASM_MACH_AR71XX_REGS_H */
|