mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 09:39:00 +00:00
3b88f74bbe
This backports some more patches from kernel 4.11 adding more devices to the device tree of the A64 SoC. Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
36 lines
1.0 KiB
Diff
36 lines
1.0 KiB
Diff
From e7ba733d32cc9487b62b07219ad911c77764a681 Mon Sep 17 00:00:00 2001
|
|
From: Andre Przywara <andre.przywara@arm.com>
|
|
Date: Tue, 10 Jan 2017 01:22:32 +0000
|
|
Subject: arm64: allwinner: a64: add UART1 pin nodes
|
|
|
|
On many boards UART1 connects to a Bluetooth chip, so add the pinctrl
|
|
nodes for the only pins providing access to that UART. That includes
|
|
those pins for hardware flow control (RTS/CTS).
|
|
|
|
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
|
|
Acked-by: Chen-Yu Tsai <wens@csie.org>
|
|
---
|
|
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 10 ++++++++++
|
|
1 file changed, 10 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
@@ -272,6 +272,16 @@
|
|
pins = "PB8", "PB9";
|
|
function = "uart0";
|
|
};
|
|
+
|
|
+ uart1_pins: uart1_pins {
|
|
+ pins = "PG6", "PG7";
|
|
+ function = "uart1";
|
|
+ };
|
|
+
|
|
+ uart1_rts_cts_pins: uart1_rts_cts_pins {
|
|
+ pins = "PG8", "PG9";
|
|
+ function = "uart1";
|
|
+ };
|
|
};
|
|
|
|
uart0: serial@1c28000 {
|