mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 06:57:57 +00:00
216011e424
On the devices with PoE support, the secondary UART (uart1) on the SoC is used to communicate between the SoC and controller. Enable the secondary UART on the following devices: - D-Link DGS-1210-10P - Netgear GS110TPP v1 - Netgear GS310TP v1 - ZyXEL GS1900-8HP v1/v2 - ZyXEL GS1900-10HP - ZyXEL GS1900-24HP v2 Signed-off-by: INAGAKI Hiroshi <musashino.open@gmail.com>
156 lines
2.8 KiB
Plaintext
156 lines
2.8 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "rtl838x.dtsi"
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
/ {
|
|
compatible = "d-link,dgs-1210-10p", "realtek,rtl838x-soc";
|
|
model = "D-Link DGS-1210-10P";
|
|
|
|
aliases {
|
|
led-boot = &led_power;
|
|
led-failsafe = &led_power;
|
|
led-running = &led_power;
|
|
led-upgrade = &led_power;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,115200";
|
|
};
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x8000000>;
|
|
};
|
|
|
|
leds {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinmux_disable_sys_led>;
|
|
compatible = "gpio-leds";
|
|
|
|
led_power: power {
|
|
// GPIO 0 seems to provide power to the leds
|
|
label = "green:power";
|
|
gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys-polled";
|
|
poll-interval = <20>;
|
|
|
|
/* is this pin 30 on the external RTL8231 (&gpio1)? */
|
|
/*mode {
|
|
label = "reset";
|
|
gpios = <&gpio0 94 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};*/
|
|
};
|
|
};
|
|
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <10000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x00000000 0x80000>;
|
|
read-only;
|
|
};
|
|
partition@80000 {
|
|
label = "u-boot-env";
|
|
reg = <0x00080000 0x40000>;
|
|
read-only;
|
|
};
|
|
partition@c0000 {
|
|
label = "u-boot-env2";
|
|
reg = <0x000c0000 0x40000>;
|
|
};
|
|
partition@280000 {
|
|
label = "firmware";
|
|
compatible = "denx,uimage";
|
|
reg = <0x00100000 0xd80000>;
|
|
};
|
|
partition@be80000 {
|
|
label = "kernel2";
|
|
reg = <0x00e80000 0x180000>;
|
|
};
|
|
partition@1000000 {
|
|
label = "sysinfo";
|
|
reg = <0x01000000 0x40000>;
|
|
};
|
|
partition@1040000 {
|
|
label = "rootfs2";
|
|
reg = <0x01040000 0xc00000>;
|
|
};
|
|
partition@1c40000 {
|
|
label = "jffs2";
|
|
reg = <0x01c40000 0x3c0000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&uart1 {
|
|
status = "okay";
|
|
};
|
|
|
|
ðernet0 {
|
|
mdio: mdio-bus {
|
|
compatible = "realtek,rtl838x-mdio";
|
|
regmap = <ðernet0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
INTERNAL_PHY(8)
|
|
INTERNAL_PHY(9)
|
|
INTERNAL_PHY(10)
|
|
INTERNAL_PHY(11)
|
|
INTERNAL_PHY(12)
|
|
INTERNAL_PHY(13)
|
|
INTERNAL_PHY(14)
|
|
INTERNAL_PHY(15)
|
|
INTERNAL_PHY(24)
|
|
INTERNAL_PHY(26)
|
|
};
|
|
};
|
|
|
|
&switch0 {
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
SWITCH_PORT(8, 1, internal)
|
|
SWITCH_PORT(9, 2, internal)
|
|
SWITCH_PORT(10, 3, internal)
|
|
SWITCH_PORT(11, 4, internal)
|
|
SWITCH_PORT(12, 5, internal)
|
|
SWITCH_PORT(13, 6, internal)
|
|
SWITCH_PORT(14, 7, internal)
|
|
SWITCH_PORT(15, 8, internal)
|
|
SWITCH_SFP_PORT(24, 9, rgmii-id)
|
|
SWITCH_SFP_PORT(26, 10, rgmii-id)
|
|
|
|
port@28 {
|
|
ethernet = <ðernet0>;
|
|
reg = <28>;
|
|
phy-mode = "internal";
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
};
|
|
};
|