mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-30 10:39:04 +00:00
157c86371f
Signed-off-by: John Crispin <blogic@openwrt.org> SVN-Revision: 36443
149 lines
2.8 KiB
Plaintext
149 lines
2.8 KiB
Plaintext
/ {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "lantiq,xway", "lantiq,ase";
|
|
|
|
cpus {
|
|
cpu@0 {
|
|
compatible = "mips,mips4Kc";
|
|
};
|
|
};
|
|
|
|
biu@1F800000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "lantiq,biu", "simple-bus";
|
|
reg = <0x1F800000 0x800000>;
|
|
ranges = <0x0 0x1F800000 0x7FFFFF>;
|
|
|
|
icu0: icu@80200 {
|
|
#interrupt-cells = <1>;
|
|
interrupt-controller;
|
|
compatible = "lantiq,icu";
|
|
reg = <0x80200 0x28
|
|
0x80228 0x28
|
|
0x80250 0x28
|
|
0x80278 0x28
|
|
0x802a0 0x28>;
|
|
};
|
|
|
|
watchdog@803F0 {
|
|
compatible = "lantiq,wdt";
|
|
reg = <0x803F0 0x10>;
|
|
};
|
|
};
|
|
|
|
sram@1F000000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "lantiq,sram", "simple-bus";
|
|
reg = <0x1F000000 0x800000>;
|
|
ranges = <0x0 0x1F000000 0x7FFFFF>;
|
|
|
|
eiu0: eiu@101000 {
|
|
#interrupt-cells = <1>;
|
|
compatible = "lantiq,eiu-xway";
|
|
reg = <0x101000 0x1000>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <29 30 31>;
|
|
};
|
|
|
|
pmu0: pmu@102000 {
|
|
compatible = "lantiq,pmu-xway";
|
|
reg = <0x102000 0x1000>;
|
|
};
|
|
|
|
cgu0: cgu@103000 {
|
|
compatible = "lantiq,cgu-xway";
|
|
reg = <0x103000 0x1000>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
rcu0: rcu@203000 {
|
|
compatible = "lantiq,rcu-xway";
|
|
reg = <0x203000 0x1000>;
|
|
};
|
|
};
|
|
|
|
fpi@10000000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "lantiq,fpi", "simple-bus";
|
|
ranges = <0x0 0x10000000 0xEEFFFFF>;
|
|
reg = <0x10000000 0xEF00000>;
|
|
|
|
spi@E100800 {
|
|
compatible = "lantiq,spi-xway";
|
|
reg = <0xE100800 0x100>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <24 25 26>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
};
|
|
|
|
gptu@E100A00 {
|
|
compatible = "lantiq,gptu-xway";
|
|
reg = <0xE100A00 0x100>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <97 98 99 100 101 102>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio: pinmux@E100B10 {
|
|
compatible = "lantiq,pinctrl-ase";
|
|
#gpio-cells = <2>;
|
|
gpio-controller;
|
|
reg = <0xE100B10 0xA0>;
|
|
};
|
|
|
|
serial@E100C00 {
|
|
compatible = "lantiq,asc";
|
|
reg = <0xE100C00 0x400>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <72 74 75>;
|
|
};
|
|
|
|
mei@E116000 {
|
|
compatible = "lantiq,mei-xway";
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <63>;
|
|
};
|
|
|
|
ifxhcd@E101000 {
|
|
compatible = "lantiq,ifxhcd-ase";
|
|
reg = <0xE101000 0x1000
|
|
0xE120000 0x3f000>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <39>;
|
|
status = "disabled";
|
|
};
|
|
|
|
dma0: dma@E104100 {
|
|
compatible = "lantiq,dma-xway";
|
|
reg = <0xE104100 0x800>;
|
|
};
|
|
|
|
ebu0: ebu@E105300 {
|
|
compatible = "lantiq,ebu-xway";
|
|
reg = <0xE105300 0x100>;
|
|
};
|
|
|
|
ppe@E234000 {
|
|
compatible = "lantiq,ppe-ase";
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <85>;
|
|
};
|
|
|
|
etop@E180000 {
|
|
compatible = "lantiq,etop-xway";
|
|
reg = <0xE180000 0x40000>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <105 109>;
|
|
};
|
|
};
|
|
|
|
adsl {
|
|
compatible = "lantiq,adsl-ase";
|
|
};
|
|
};
|