mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 15:02:32 +00:00
60c1fe6928
Add support for the FriendlyARM NanoPi R2C. Manually generated of-platdata files to avoid swig dependency. Signed-off-by: Tianling Shen <cnsztl@immortalwrt.org>
200 lines
5.6 KiB
Diff
200 lines
5.6 KiB
Diff
From 7000a609473ffe14d32c656cdd0ff3ca0d3ecbd7 Mon Sep 17 00:00:00 2001
|
|
From: Tianling Shen <cnsztl@gmail.com>
|
|
Date: Tue, 11 Apr 2023 18:14:49 +0800
|
|
Subject: [PATCH] rockchip: rk3328: Add support for FriendlyARM NanoPi R2C
|
|
|
|
The NanoPi R2C is a minor variant of NanoPi R2S with the on-board NIC
|
|
chip changed from rtl8211e to yt8521s, and otherwise identical to R2S.
|
|
|
|
The device tree is taken from the kernel linux-next branch:
|
|
https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/?id=004589ff9df5b75672a78b6c3c4cba93202b14c9
|
|
|
|
Signed-off-by: Tianling Shen <cnsztl@gmail.com>
|
|
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
|
---
|
|
arch/arm/dts/Makefile | 1 +
|
|
arch/arm/dts/rk3328-nanopi-r2c-u-boot.dtsi | 3 +
|
|
arch/arm/dts/rk3328-nanopi-r2c.dts | 40 ++++++++
|
|
board/rockchip/evb_rk3328/MAINTAINERS | 6 ++
|
|
configs/nanopi-r2c-rk3328_defconfig | 112 +++++++++++++++++++++
|
|
5 files changed, 162 insertions(+)
|
|
create mode 100644 arch/arm/dts/rk3328-nanopi-r2c-u-boot.dtsi
|
|
create mode 100644 arch/arm/dts/rk3328-nanopi-r2c.dts
|
|
create mode 100644 configs/nanopi-r2c-rk3328_defconfig
|
|
|
|
--- a/arch/arm/dts/Makefile
|
|
+++ b/arch/arm/dts/Makefile
|
|
@@ -108,6 +108,7 @@ dtb-$(CONFIG_ROCKCHIP_RK3308) += \
|
|
|
|
dtb-$(CONFIG_ROCKCHIP_RK3328) += \
|
|
rk3328-evb.dtb \
|
|
+ rk3328-nanopi-r2c.dtb \
|
|
rk3328-nanopi-r2s.dtb \
|
|
rk3328-roc-cc.dtb \
|
|
rk3328-rock64.dtb \
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/rk3328-nanopi-r2c-u-boot.dtsi
|
|
@@ -0,0 +1,3 @@
|
|
+// SPDX-License-Identifier: GPL-2.0-or-later
|
|
+
|
|
+#include "rk3328-nanopi-r2s-u-boot.dtsi"
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/rk3328-nanopi-r2c.dts
|
|
@@ -0,0 +1,40 @@
|
|
+// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
+/*
|
|
+ * Copyright (c) 2021 FriendlyElec Computer Tech. Co., Ltd.
|
|
+ * (http://www.friendlyarm.com)
|
|
+ *
|
|
+ * Copyright (c) 2021-2023 Tianling Shen <cnsztl@gmail.com>
|
|
+ */
|
|
+
|
|
+/dts-v1/;
|
|
+#include "rk3328-nanopi-r2s.dts"
|
|
+
|
|
+/ {
|
|
+ model = "FriendlyElec NanoPi R2C";
|
|
+ compatible = "friendlyarm,nanopi-r2c", "rockchip,rk3328";
|
|
+};
|
|
+
|
|
+&gmac2io {
|
|
+ phy-handle = <&yt8521s>;
|
|
+ tx_delay = <0x22>;
|
|
+ rx_delay = <0x12>;
|
|
+
|
|
+ mdio {
|
|
+ /delete-node/ ethernet-phy@1;
|
|
+
|
|
+ yt8521s: ethernet-phy@3 {
|
|
+ compatible = "ethernet-phy-ieee802.3-c22";
|
|
+ reg = <3>;
|
|
+
|
|
+ motorcomm,clk-out-frequency-hz = <125000000>;
|
|
+ motorcomm,keep-pll-enabled;
|
|
+ motorcomm,auto-sleep-disabled;
|
|
+
|
|
+ pinctrl-0 = <ð_phy_reset_pin>;
|
|
+ pinctrl-names = "default";
|
|
+ reset-assert-us = <10000>;
|
|
+ reset-deassert-us = <50000>;
|
|
+ reset-gpios = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
--- a/board/rockchip/evb_rk3328/MAINTAINERS
|
|
+++ b/board/rockchip/evb_rk3328/MAINTAINERS
|
|
@@ -5,6 +5,12 @@ F: board/rockchip/evb_rk3328
|
|
F: include/configs/evb_rk3328.h
|
|
F: configs/evb-rk3328_defconfig
|
|
|
|
+NANOPI-R2C-RK3328
|
|
+M: Tianling Shen <cnsztl@gmail.com>
|
|
+S: Maintained
|
|
+F: configs/nanopi-r2c-rk3328_defconfig
|
|
+F: arch/arm/dts/rk3328-nanopi-r2c-u-boot.dtsi
|
|
+
|
|
NANOPI-R2S-RK3328
|
|
M: David Bauer <mail@david-bauer.net>
|
|
S: Maintained
|
|
--- /dev/null
|
|
+++ b/configs/nanopi-r2c-rk3328_defconfig
|
|
@@ -0,0 +1,98 @@
|
|
+CONFIG_ARM=y
|
|
+CONFIG_ARCH_ROCKCHIP=y
|
|
+CONFIG_SYS_TEXT_BASE=0x00200000
|
|
+CONFIG_SPL_GPIO_SUPPORT=y
|
|
+CONFIG_NR_DRAM_BANKS=1
|
|
+CONFIG_ENV_OFFSET=0x3F8000
|
|
+CONFIG_DEFAULT_DEVICE_TREE="rk3328-nanopi-r2c"
|
|
+CONFIG_ROCKCHIP_RK3328=y
|
|
+CONFIG_TPL_ROCKCHIP_COMMON_BOARD=y
|
|
+CONFIG_TPL_LIBCOMMON_SUPPORT=y
|
|
+CONFIG_TPL_LIBGENERIC_SUPPORT=y
|
|
+CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
|
|
+CONFIG_SPL_STACK_R_ADDR=0x600000
|
|
+CONFIG_DEBUG_UART_BASE=0xFF130000
|
|
+CONFIG_DEBUG_UART_CLOCK=24000000
|
|
+CONFIG_DEBUG_UART=y
|
|
+CONFIG_TPL_SYS_MALLOC_F_LEN=0x800
|
|
+# CONFIG_ANDROID_BOOT_IMAGE is not set
|
|
+CONFIG_FIT=y
|
|
+CONFIG_FIT_VERBOSE=y
|
|
+CONFIG_SPL_LOAD_FIT=y
|
|
+CONFIG_DEFAULT_FDT_FILE="rockchip/rk3328-nanopi-r2c.dtb"
|
|
+# CONFIG_DISPLAY_CPUINFO is not set
|
|
+CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
+CONFIG_MISC_INIT_R=y
|
|
+# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
|
|
+CONFIG_TPL_SYS_MALLOC_SIMPLE=y
|
|
+CONFIG_SPL_STACK_R=y
|
|
+CONFIG_SPL_I2C_SUPPORT=y
|
|
+CONFIG_SPL_POWER_SUPPORT=y
|
|
+CONFIG_SPL_ATF=y
|
|
+CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
|
|
+CONFIG_CMD_BOOTZ=y
|
|
+CONFIG_CMD_GPT=y
|
|
+CONFIG_CMD_MMC=y
|
|
+CONFIG_CMD_USB=y
|
|
+# CONFIG_CMD_SETEXPR is not set
|
|
+CONFIG_CMD_TIME=y
|
|
+CONFIG_SPL_OF_CONTROL=y
|
|
+CONFIG_TPL_OF_CONTROL=y
|
|
+CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
|
|
+CONFIG_TPL_OF_PLATDATA=y
|
|
+CONFIG_ENV_IS_IN_MMC=y
|
|
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
|
+CONFIG_NET_RANDOM_ETHADDR=y
|
|
+CONFIG_TPL_DM=y
|
|
+CONFIG_REGMAP=y
|
|
+CONFIG_SPL_REGMAP=y
|
|
+CONFIG_TPL_REGMAP=y
|
|
+CONFIG_SYSCON=y
|
|
+CONFIG_SPL_SYSCON=y
|
|
+CONFIG_TPL_SYSCON=y
|
|
+CONFIG_CLK=y
|
|
+CONFIG_SPL_CLK=y
|
|
+CONFIG_FASTBOOT_BUF_ADDR=0x800800
|
|
+CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
|
|
+CONFIG_ROCKCHIP_GPIO=y
|
|
+CONFIG_SYS_I2C_ROCKCHIP=y
|
|
+CONFIG_MMC_DW=y
|
|
+CONFIG_MMC_DW_ROCKCHIP=y
|
|
+CONFIG_SF_DEFAULT_SPEED=20000000
|
|
+CONFIG_DM_ETH=y
|
|
+CONFIG_ETH_DESIGNWARE=y
|
|
+CONFIG_GMAC_ROCKCHIP=y
|
|
+CONFIG_PINCTRL=y
|
|
+CONFIG_SPL_PINCTRL=y
|
|
+CONFIG_DM_PMIC=y
|
|
+CONFIG_PMIC_RK8XX=y
|
|
+CONFIG_SPL_DM_REGULATOR=y
|
|
+CONFIG_REGULATOR_PWM=y
|
|
+CONFIG_DM_REGULATOR_FIXED=y
|
|
+CONFIG_SPL_DM_REGULATOR_FIXED=y
|
|
+CONFIG_REGULATOR_RK8XX=y
|
|
+CONFIG_PWM_ROCKCHIP=y
|
|
+CONFIG_RAM=y
|
|
+CONFIG_SPL_RAM=y
|
|
+CONFIG_TPL_RAM=y
|
|
+CONFIG_DM_RESET=y
|
|
+CONFIG_BAUDRATE=1500000
|
|
+CONFIG_DEBUG_UART_SHIFT=2
|
|
+CONFIG_SYSINFO=y
|
|
+CONFIG_SYSRESET=y
|
|
+# CONFIG_TPL_SYSRESET is not set
|
|
+CONFIG_USB=y
|
|
+CONFIG_USB_XHCI_HCD=y
|
|
+CONFIG_USB_XHCI_DWC3=y
|
|
+CONFIG_USB_EHCI_HCD=y
|
|
+CONFIG_USB_EHCI_GENERIC=y
|
|
+CONFIG_USB_OHCI_HCD=y
|
|
+CONFIG_USB_OHCI_GENERIC=y
|
|
+CONFIG_USB_DWC2=y
|
|
+CONFIG_USB_DWC3=y
|
|
+# CONFIG_USB_DWC3_GADGET is not set
|
|
+CONFIG_USB_GADGET=y
|
|
+CONFIG_USB_GADGET_DWC2_OTG=y
|
|
+CONFIG_SPL_TINY_MEMSET=y
|
|
+CONFIG_TPL_TINY_MEMSET=y
|
|
+CONFIG_ERRNO_STR=y
|