mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 01:11:14 +00:00
8dde11d521
With a proper probe deferring for ag71xx we don't need to explicitly probe mdio1 before gmac0. Drop all "simple-mfd" in SoC dtsi so that gmac orders can be the same as ar71xx. This makes eth0/eth1 order the same as those in ar71xx, which means we don't need a migration script for this anymore and we can merge incorrectly split gmac/mdio driver back together. Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
90 lines
1.5 KiB
Plaintext
90 lines
1.5 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
/ {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
cpuintc: interrupt-controller {
|
|
compatible = "qca,ar7100-cpu-intc";
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
ahb {
|
|
compatible = "simple-bus";
|
|
ranges;
|
|
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
interrupt-parent = <&cpuintc>;
|
|
|
|
apb {
|
|
compatible = "simple-bus";
|
|
ranges;
|
|
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
interrupt-parent = <&miscintc>;
|
|
|
|
miscintc: interrupt-controller@18060010 {
|
|
compatible = "qca,ar7240-misc-intc";
|
|
reg = <0x18060010 0x4>;
|
|
|
|
interrupt-parent = <&cpuintc>;
|
|
interrupts = <6>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
};
|
|
|
|
eth0: eth@19000000 {
|
|
status = "disabled";
|
|
|
|
compatible = "qca,ath79-eth", "syscon";
|
|
reg = <0x19000000 0x200>;
|
|
|
|
interrupts = <4>;
|
|
phy-mode = "mii";
|
|
|
|
mdio0: mdio-bus {
|
|
status = "disabled";
|
|
|
|
compatible = "qca,ath79-mdio";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
regmap = <ð0>;
|
|
|
|
clocks = <&pll ATH79_CLK_MDIO>;
|
|
clock-names = "ref";
|
|
};
|
|
};
|
|
|
|
eth1: eth@1a000000 {
|
|
status = "disabled";
|
|
|
|
compatible = "qca,ath79-eth", "syscon";
|
|
reg = <0x1a000000 0x200>;
|
|
|
|
interrupts = <5>;
|
|
phy-mode = "mii";
|
|
|
|
mdio1: mdio-bus {
|
|
status = "disabled";
|
|
|
|
compatible = "qca,ath79-mdio";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
regmap = <ð1>;
|
|
|
|
clocks = <&pll ATH79_CLK_MDIO>;
|
|
clock-names = "ref";
|
|
};
|
|
};
|
|
};
|
|
};
|