mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 01:11:14 +00:00
62b7f5931c
bcm2708: boot tested on RPi B+ v1.2
bcm2709: boot tested on RPi 3B v1.2 and RPi 4B v1.1 4G
bcm2710: boot tested on RPi 3B v1.2
bcm2711: boot tested on RPi 4B v1.1 4G
Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com>
(cherry-picked from commit f07e572f64)
124 lines
4.2 KiB
Diff
124 lines
4.2 KiB
Diff
From a3fddd6eaaa8740aceeeefea6548d5313412a062 Mon Sep 17 00:00:00 2001
|
|
From: Jacopo Mondi <jacopo+renesas@jmondi.org>
|
|
Date: Tue, 16 Jun 2020 16:12:42 +0200
|
|
Subject: [PATCH] media: i2c: adv748x: Adjust TXA data lanes number
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
Upstream https://patchwork.linuxtv.org/patch/64673/
|
|
|
|
When outputting SD-Core output through the TXA MIPI CSI-2 interface,
|
|
the number of enabled data lanes should be reduced in order to guarantee
|
|
that the two video formats produced by the SD-Core (480i and 576i)
|
|
generate a MIPI CSI-2 link clock frequency compatible with the MIPI D-PHY
|
|
specifications.
|
|
|
|
Limit the number of enabled data lanes to 2, which is guaranteed to
|
|
support 480i and 576i formats.
|
|
|
|
Cache the number of enabled data lanes to be able to report it through
|
|
the new get_mbus_config operation.
|
|
|
|
Reviewed-by: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>
|
|
Reviewed-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
|
|
Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
|
|
Signed-off-by: Jacopo Mondi <jacopo+renesas@jmondi.org>
|
|
---
|
|
drivers/media/i2c/adv748x/adv748x-core.c | 31 ++++++++++++++++++------
|
|
drivers/media/i2c/adv748x/adv748x.h | 1 +
|
|
2 files changed, 25 insertions(+), 7 deletions(-)
|
|
|
|
--- a/drivers/media/i2c/adv748x/adv748x-core.c
|
|
+++ b/drivers/media/i2c/adv748x/adv748x-core.c
|
|
@@ -241,10 +241,10 @@ static int adv748x_power_up_tx(struct ad
|
|
int ret = 0;
|
|
|
|
/* Enable n-lane MIPI */
|
|
- adv748x_write_check(state, page, 0x00, 0x80 | tx->num_lanes, &ret);
|
|
+ adv748x_write_check(state, page, 0x00, 0x80 | tx->active_lanes, &ret);
|
|
|
|
/* Set Auto DPHY Timing */
|
|
- adv748x_write_check(state, page, 0x00, 0xa0 | tx->num_lanes, &ret);
|
|
+ adv748x_write_check(state, page, 0x00, 0xa0 | tx->active_lanes, &ret);
|
|
|
|
/* ADI Required Write */
|
|
if (tx->src == &state->hdmi.sd) {
|
|
@@ -270,7 +270,7 @@ static int adv748x_power_up_tx(struct ad
|
|
usleep_range(2000, 2500);
|
|
|
|
/* Power-up CSI-TX */
|
|
- adv748x_write_check(state, page, 0x00, 0x20 | tx->num_lanes, &ret);
|
|
+ adv748x_write_check(state, page, 0x00, 0x20 | tx->active_lanes, &ret);
|
|
usleep_range(1000, 1500);
|
|
|
|
/* ADI Required Writes */
|
|
@@ -292,7 +292,7 @@ static int adv748x_power_down_tx(struct
|
|
adv748x_write_check(state, page, 0x1e, 0x00, &ret);
|
|
|
|
/* Enable n-lane MIPI */
|
|
- adv748x_write_check(state, page, 0x00, 0x80 | tx->num_lanes, &ret);
|
|
+ adv748x_write_check(state, page, 0x00, 0x80 | tx->active_lanes, &ret);
|
|
|
|
/* i2c_mipi_pll_en - 1'b1 */
|
|
adv748x_write_check(state, page, 0xda, 0x01, &ret);
|
|
@@ -357,14 +357,29 @@ static int adv748x_link_setup(struct med
|
|
if (state->afe.tx) {
|
|
/* AFE Requires TXA enabled, even when output to TXB */
|
|
io10 |= ADV748X_IO_10_CSI4_EN;
|
|
- if (is_txa(tx))
|
|
+ if (is_txa(tx)) {
|
|
+ /*
|
|
+ * Output from the SD-core (480i and 576i) from the TXA
|
|
+ * interface requires reducing the number of enabled
|
|
+ * data lanes in order to guarantee a valid link
|
|
+ * frequency.
|
|
+ */
|
|
+ tx->active_lanes = min(tx->num_lanes, 2U);
|
|
io10 |= ADV748X_IO_10_CSI4_IN_SEL_AFE;
|
|
- else
|
|
+ } else {
|
|
+ /* TXB has a single data lane, no need to adjust. */
|
|
io10 |= ADV748X_IO_10_CSI1_EN;
|
|
+ }
|
|
}
|
|
|
|
- if (state->hdmi.tx)
|
|
+ if (state->hdmi.tx) {
|
|
+ /*
|
|
+ * Restore the number of active lanes, in case we have gone
|
|
+ * through an AFE->TXA streaming sessions.
|
|
+ */
|
|
+ tx->active_lanes = tx->num_lanes;
|
|
io10 |= ADV748X_IO_10_CSI4_EN;
|
|
+ }
|
|
|
|
return io_clrset(state, ADV748X_IO_10, io10_mask, io10);
|
|
}
|
|
@@ -596,6 +611,7 @@ static int adv748x_parse_csi2_lanes(stru
|
|
}
|
|
|
|
state->txa.num_lanes = num_lanes;
|
|
+ state->txa.active_lanes = num_lanes;
|
|
adv_dbg(state, "TXA: using %u lanes\n", state->txa.num_lanes);
|
|
}
|
|
|
|
@@ -607,6 +623,7 @@ static int adv748x_parse_csi2_lanes(stru
|
|
}
|
|
|
|
state->txb.num_lanes = num_lanes;
|
|
+ state->txb.active_lanes = num_lanes;
|
|
adv_dbg(state, "TXB: using %u lanes\n", state->txb.num_lanes);
|
|
}
|
|
|
|
--- a/drivers/media/i2c/adv748x/adv748x.h
|
|
+++ b/drivers/media/i2c/adv748x/adv748x.h
|
|
@@ -79,6 +79,7 @@ struct adv748x_csi2 {
|
|
unsigned int page;
|
|
unsigned int port;
|
|
unsigned int num_lanes;
|
|
+ unsigned int active_lanes;
|
|
|
|
struct media_pad pads[ADV748X_CSI2_NR_PADS];
|
|
struct v4l2_ctrl_handler ctrl_hdl;
|