mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-26 08:51:13 +00:00
4eda3e8b9a
Copy patches and config from kernel 5.15 to start preparing kernel 6.1 support. Signed-off-by: Robert Marko <robimarko@gmail.com>
42 lines
2.1 KiB
Diff
42 lines
2.1 KiB
Diff
From da76cb63d04dc22ed32123b8c1d084c006d67bfb Mon Sep 17 00:00:00 2001
|
|
From: Robert Marko <robimarko@gmail.com>
|
|
Date: Mon, 7 Nov 2022 14:29:01 +0100
|
|
Subject: [PATCH] clk: qcom: ipq8074: add missing networking resets
|
|
|
|
Downstream QCA 5.4 kernel defines networking resets which are not present
|
|
in the mainline kernel but are required for the networking drivers.
|
|
|
|
So, port the downstream resets and avoid using magic values for mask,
|
|
construct mask for resets which require multiple bits to be set/cleared.
|
|
|
|
Signed-off-by: Robert Marko <robimarko@gmail.com>
|
|
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
|
|
Link: https://lore.kernel.org/r/20221107132901.489240-3-robimarko@gmail.com
|
|
---
|
|
drivers/clk/qcom/gcc-ipq8074.c | 14 ++++++++++++++
|
|
1 file changed, 14 insertions(+)
|
|
|
|
--- a/drivers/clk/qcom/gcc-ipq8074.c
|
|
+++ b/drivers/clk/qcom/gcc-ipq8074.c
|
|
@@ -4671,6 +4671,20 @@ static const struct qcom_reset_map gcc_i
|
|
[GCC_PCIE1_AXI_SLAVE_ARES] = { 0x76040, 4 },
|
|
[GCC_PCIE1_AHB_ARES] = { 0x76040, 5 },
|
|
[GCC_PCIE1_AXI_MASTER_STICKY_ARES] = { 0x76040, 6 },
|
|
+ [GCC_PPE_FULL_RESET] = { .reg = 0x68014, .bitmask = GENMASK(19, 16) },
|
|
+ [GCC_UNIPHY0_SOFT_RESET] = { .reg = 0x56004, .bitmask = GENMASK(13, 4) | BIT(1) },
|
|
+ [GCC_UNIPHY0_XPCS_RESET] = { 0x56004, 2 },
|
|
+ [GCC_UNIPHY1_SOFT_RESET] = { .reg = 0x56104, .bitmask = GENMASK(5, 4) | BIT(1) },
|
|
+ [GCC_UNIPHY1_XPCS_RESET] = { 0x56104, 2 },
|
|
+ [GCC_UNIPHY2_SOFT_RESET] = { .reg = 0x56204, .bitmask = GENMASK(5, 4) | BIT(1) },
|
|
+ [GCC_UNIPHY2_XPCS_RESET] = { 0x56204, 2 },
|
|
+ [GCC_EDMA_HW_RESET] = { .reg = 0x68014, .bitmask = GENMASK(21, 20) },
|
|
+ [GCC_NSSPORT1_RESET] = { .reg = 0x68014, .bitmask = BIT(24) | GENMASK(1, 0) },
|
|
+ [GCC_NSSPORT2_RESET] = { .reg = 0x68014, .bitmask = BIT(25) | GENMASK(3, 2) },
|
|
+ [GCC_NSSPORT3_RESET] = { .reg = 0x68014, .bitmask = BIT(26) | GENMASK(5, 4) },
|
|
+ [GCC_NSSPORT4_RESET] = { .reg = 0x68014, .bitmask = BIT(27) | GENMASK(9, 8) },
|
|
+ [GCC_NSSPORT5_RESET] = { .reg = 0x68014, .bitmask = BIT(28) | GENMASK(11, 10) },
|
|
+ [GCC_NSSPORT6_RESET] = { .reg = 0x68014, .bitmask = BIT(29) | GENMASK(13, 12) },
|
|
};
|
|
|
|
static struct gdsc *gcc_ipq8074_gdscs[] = {
|