mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-26 08:51:13 +00:00
4eda3e8b9a
Copy patches and config from kernel 5.15 to start preparing kernel 6.1 support. Signed-off-by: Robert Marko <robimarko@gmail.com>
28 lines
1.0 KiB
Diff
28 lines
1.0 KiB
Diff
From 8e6af077ced3931ac18e37f0eb3fc6f1a20b0e4a Mon Sep 17 00:00:00 2001
|
|
From: Robert Marko <robimarko@gmail.com>
|
|
Date: Mon, 4 Jul 2022 16:35:54 +0200
|
|
Subject: [PATCH] arm64: dts: qcom: ipq8074: add reset to SDHCI
|
|
|
|
Add reset to SDHCI controller so it can be reset to avoid timeout issues
|
|
after software reset due to bootloader set configuration.
|
|
|
|
Signed-off-by: Robert Marko <robimarko@gmail.com>
|
|
Reviewed-by: Konrad Dybcio <konrad.dybcio@somainline.org>
|
|
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
|
|
Link: https://lore.kernel.org/r/20220704143554.1180927-2-robimarko@gmail.com
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 1 +
|
|
1 file changed, 1 insertion(+)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
@@ -390,6 +390,7 @@
|
|
<&gcc GCC_SDCC1_APPS_CLK>,
|
|
<&xo>;
|
|
clock-names = "iface", "core", "xo";
|
|
+ resets = <&gcc GCC_SDCC1_BCR>;
|
|
max-frequency = <384000000>;
|
|
mmc-ddr-1_8v;
|
|
mmc-hs200-1_8v;
|