mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 14:37:57 +00:00
79 lines
2.3 KiB
Diff
79 lines
2.3 KiB
Diff
From e451973421b255917496c8ef784f8a5c92bb5548 Mon Sep 17 00:00:00 2001
|
|
From: Thomas Langer <thomas.langer@lantiq.com>
|
|
Date: Thu, 8 Aug 2013 11:07:25 +0200
|
|
Subject: [PATCH 04/34] MIPS: lantiq: falcon: add cpu-feature-override.h
|
|
|
|
Add cpu-feature-override.h for the GPON SoC
|
|
|
|
Signed-off-by: Thomas Langer <thomas.langer@lantiq.com>
|
|
Acked-by: John Crispin <blogic@openwrt.org>
|
|
|
|
Acked-by: John Crispin <blogic@openwrt.org>
|
|
Patchwork: http://patchwork.linux-mips.org/patch/5658/
|
|
---
|
|
.../asm/mach-lantiq/falcon/cpu-feature-overrides.h | 58 ++++++++++++++++++++
|
|
1 file changed, 58 insertions(+)
|
|
create mode 100644 arch/mips/include/asm/mach-lantiq/falcon/cpu-feature-overrides.h
|
|
|
|
--- /dev/null
|
|
+++ b/arch/mips/include/asm/mach-lantiq/falcon/cpu-feature-overrides.h
|
|
@@ -0,0 +1,58 @@
|
|
+/*
|
|
+ * Lantiq FALCON specific CPU feature overrides
|
|
+ *
|
|
+ * Copyright (C) 2013 Thomas Langer, Lantiq Deutschland
|
|
+ *
|
|
+ * This file was derived from: include/asm-mips/cpu-features.h
|
|
+ * Copyright (C) 2003, 2004 Ralf Baechle
|
|
+ * Copyright (C) 2004 Maciej W. Rozycki
|
|
+ *
|
|
+ * This program is free software; you can redistribute it and/or modify it
|
|
+ * under the terms of the GNU General Public License version 2 as published
|
|
+ * by the Free Software Foundation.
|
|
+ *
|
|
+ */
|
|
+#ifndef __ASM_MACH_FALCON_CPU_FEATURE_OVERRIDES_H
|
|
+#define __ASM_MACH_FALCON_CPU_FEATURE_OVERRIDES_H
|
|
+
|
|
+#define cpu_has_tlb 1
|
|
+#define cpu_has_4kex 1
|
|
+#define cpu_has_3k_cache 0
|
|
+#define cpu_has_4k_cache 1
|
|
+#define cpu_has_tx39_cache 0
|
|
+#define cpu_has_sb1_cache 0
|
|
+#define cpu_has_fpu 0
|
|
+#define cpu_has_32fpr 0
|
|
+#define cpu_has_counter 1
|
|
+#define cpu_has_watch 1
|
|
+#define cpu_has_divec 1
|
|
+
|
|
+#define cpu_has_prefetch 1
|
|
+#define cpu_has_ejtag 1
|
|
+#define cpu_has_llsc 1
|
|
+
|
|
+#define cpu_has_mips16 1
|
|
+#define cpu_has_mdmx 0
|
|
+#define cpu_has_mips3d 0
|
|
+#define cpu_has_smartmips 0
|
|
+
|
|
+#define cpu_has_mips32r1 1
|
|
+#define cpu_has_mips32r2 1
|
|
+#define cpu_has_mips64r1 0
|
|
+#define cpu_has_mips64r2 0
|
|
+
|
|
+#define cpu_has_dsp 1
|
|
+#define cpu_has_mipsmt 1
|
|
+
|
|
+#define cpu_has_vint 1
|
|
+#define cpu_has_veic 1
|
|
+
|
|
+#define cpu_has_64bits 0
|
|
+#define cpu_has_64bit_zero_reg 0
|
|
+#define cpu_has_64bit_gp_regs 0
|
|
+#define cpu_has_64bit_addresses 0
|
|
+
|
|
+#define cpu_dcache_line_size() 32
|
|
+#define cpu_icache_line_size() 32
|
|
+
|
|
+#endif /* __ASM_MACH_FALCON_CPU_FEATURE_OVERRIDES_H */
|