mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 22:47:56 +00:00
fbb4aac69b
Watchdog has not been properly configured for this router - the PCB has a
hardware watchdog connected to one of the GPIO pin 21 [1]
This commit provides this fix [2]
Without this fix, the ZBT-WD323 is unusable in OpenWRT because it power
cycles every 30 seconds due to the watchdog tripping
[1] https://forum.openwrt.org/t/zbt-wd323-router-power-cycles-every-30-seconds/77535/7
[2] https://forum.openwrt.org/t/zbt-wd323-images-unusable-proposed-workaround/162145/5
Signed-off-by: Joshua O'Leary <josh.oleary@mobile-power.co.uk>
(cherry picked from commit 008cc836fe)
177 lines
2.8 KiB
Plaintext
177 lines
2.8 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "ar9344.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
model = "ZBT WD323";
|
|
compatible = "zbtlink,zbt-wd323", "qca,ar9344";
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio 16 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
};
|
|
|
|
i2c {
|
|
compatible = "i2c-gpio";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&enable_gpio15 &enable_gpio19>;
|
|
|
|
sda-gpios = <&gpio 19 GPIO_ACTIVE_LOW>;
|
|
scl-gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
|
|
|
|
pcf8563: pcf8563@51 {
|
|
compatible = "nxp,pcf8563";
|
|
reg = <0x51>;
|
|
#clock-cells = <0>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&enable_gpio20_gpio22>;
|
|
|
|
wifi {
|
|
label = "green:wifi";
|
|
gpios = <&gpio 12 GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "phy0tpt";
|
|
};
|
|
|
|
lan1 {
|
|
label = "orange:lan1";
|
|
gpios = <&gpio 20 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
lan2 {
|
|
label = "orange:lan2";
|
|
gpios = <&gpio 22 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
watchdog {
|
|
compatible = "linux,wdt-gpio";
|
|
gpios = <&gpio 21 GPIO_ACTIVE_HIGH>;
|
|
hw_algo = "toggle";
|
|
hw_margin_ms = <30000>;
|
|
always-running;
|
|
};
|
|
};
|
|
|
|
&wdt {
|
|
status = "okay";
|
|
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&enable_gpio21>;
|
|
};
|
|
|
|
&gpio {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&jtag_disable_pins>;
|
|
};
|
|
|
|
&usb {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb_phy {
|
|
status = "okay";
|
|
};
|
|
|
|
ð0 {
|
|
status = "okay";
|
|
phy-handle = <&swphy4>;
|
|
nvmem-cells = <&macaddr_art_0>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
ð1 {
|
|
status = "okay";
|
|
nvmem-cells = <&macaddr_art_6>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
&spi {
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
spi-max-frequency = <22000000>;
|
|
reg = <0>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
uboot@0 {
|
|
reg = <0x0 0x40000>;
|
|
read-only;
|
|
};
|
|
|
|
uboot-env@40000 {
|
|
reg = <0x40000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
firmware@50000 {
|
|
compatible = "denx,uimage";
|
|
reg = <0x50000 0xfa0000>;
|
|
};
|
|
|
|
art: art@ff0000 {
|
|
reg = <0xff0000 0x10000>;
|
|
read-only;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&wmac {
|
|
status = "okay";
|
|
mtd-cal-data = <&art 0x1000>;
|
|
};
|
|
|
|
&pinmux {
|
|
enable_gpio15: pinmux_enable_gpio15 {
|
|
pinctrl-single,bits = <0xc 0x0 0xff000000>;
|
|
};
|
|
|
|
enable_gpio19: pinmux_enable_gpio19 {
|
|
pinctrl-single,bits = <0x10 0x0 0xff000000>;
|
|
};
|
|
|
|
enable_gpio20_gpio22: pinmux_enable_gpio20_gpio22 {
|
|
pinctrl-single,bits = <0x14 0x0 0xff00ff>;
|
|
};
|
|
|
|
enable_gpio21: pinmux_enable_gpio21 {
|
|
pinctrl-single,bits = <0x14 0x0 0xff00>;
|
|
};
|
|
};
|
|
|
|
&art {
|
|
compatible = "nvmem-cells";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
macaddr_art_0: macaddr@0 {
|
|
reg = <0x0 0x6>;
|
|
};
|
|
|
|
macaddr_art_6: macaddr@6 {
|
|
reg = <0x6 0x6>;
|
|
};
|
|
};
|